Process for enhancement of voltage endurance and reduction...

Semiconductor device manufacturing: process – Making regenerative-type switching device – Having field effect structure

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S259000, C438S268000, C438S270000, C438S589000

Reexamination Certificate

active

06800509

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to a power MOSFET, and more particularly, to a process for forming a trench power MOSFET with improved voltage endurance and reduced parasitic capacitance thereof.
BACKGROUND OF THE INVENTION
One type of semiconductor devices formes their gates in a trench, such as trench-gate MOSFET, integrated gate bipolar transistor (IGBT), junction field effect transistor (JFET), and accumulated field effect transistor (ACCUFET). These trench devices have a common characteristic that the structure formed in the trench is exposed to high electric field and the insulator at the bottom of the trench results in effective parasitic capacitance, and these effects restrict the devices shrinked.
The power MOSFET has already been widely used for example in switching power supply (SPS). In modern applications, lower gate charge, higher cell density and lower price are essential requirements for the power MOSFET. Unfortunately, as in the forgoing description, the high electric field the structure in the trench endured and the parasitic capacitance resulted from the insulator restrict the increasing of cell density. Special process and MOSFET structure can be used to increase the cell density but it will also increase manufacture cost. Therefore, power MOSFET with low cost, high cell density and low ON resistance is one of the goal for those who skilled in the art. Williams et al. disclosed a process for trench semiconductor devices in U.S. Pat. Appli. No. 20010026961 to form a thick gate oxide at the bottom of the trench to increase the endurance in high electric field and reduce the parasitic capacitance. However, in this art, to form the thick gate oxide at the bottom of the trench, etching the thick gate oxide is easy to damage the sidewall of the trench and as a result, induces unpredictable effects, such as larger leakage current and easier punch-through at the gate sidewall in the resulted MOSFET. It is therefore desired further improved process.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a process for trench power MOSFET with low gate charge, high cell density and low cost. A process for trench power MOSFET comprises, according to the present invention, forming a trench on a semiconductor substrate and then forming a first oxide, a nitride and a second oxide in the trench that are further etched to remain a part of them at the bottom of the trench before subsequently fabricating the other structure of the power MOSFET. By the inventive process, a thick insulator is formed at the bottom of the trench to improve the endurance of the power MOSFET in high electric field and reduce the parasitic capacitance of the power MOSFET, and thereby the cell density is increased. Particularly, the nitride in the inventive process protects the sidewall of the trench from damages during the formation of the thick oxide at the bottom of the trench by etching the second oxide.


REFERENCES:
patent: 5082795 (1992-01-01), Temple
patent: 5689128 (1997-11-01), Hshieh et al.
patent: 6433385 (2002-08-01), Kocon et al.
patent: 6455378 (2002-09-01), Inagawa et al.
patent: 6534367 (2003-03-01), Peake et al.
patent: 6660691 (2003-12-01), Ziemer et al.
patent: 6664163 (2003-12-01), Fujishima et al.
patent: 6709930 (2004-03-01), Chan et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for enhancement of voltage endurance and reduction... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for enhancement of voltage endurance and reduction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for enhancement of voltage endurance and reduction... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3302785

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.