Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Patent
1995-05-15
1998-04-14
Graybill, David
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
438118, 438125, 438126, 22818022, H01L 21283, H01L 2156, H01L 2158, H01L 21603
Patent
active
057390533
ABSTRACT:
A process wherein substrate preliminary formed with bumps by electrolytic plating or other technique is prepared. The semiconductor device is opposed to the substrate with the bumps so that the Al electrodes of the semiconductor device are aligned with respect to the bumps and brought into contact with each other. Then, the Al electrodes of the semiconductor device and the bumps are bonded together by the application of pressure and heat with an Au--Al alloy layer formed therebetween. Subsequently, the bumps are peeled off the substrate so as to be transferred to the respective Al electrodes. Thereafter, the semiconductor device is opposed to a circuit board so that the bumps are aligned with respect to the electrodes of wiring and brought into contact with them. Then, the bumps and the electrodes of wiring are bonded together more securely by the application of a larger pressure at a higher temperature or by the application of pressure and heat for a longer period of time than in the preceding process with another Au--Al alloy layer newly formed therebetween to cover a wider range. Thereafter, the bumps and electrodes of wiring are fixed and connected by means of a photo-curing insulating resin. Thus, the bonds between the Al electrodes and the bumps are strengthened while preventing the considerable deformation of the bumps before they are connected to the electrodes of wiring. According to the connecting method, connecting reliability is greatly improved when the transfer method whereby the bumps are easily formed on the electrodes of the semiconductor device at low cost is applied to the flip flop method or to the MBB method.
REFERENCES:
patent: 4494688 (1985-01-01), Hatada et al.
patent: 4693770 (1987-09-01), Hatada
patent: 5012969 (1991-05-01), Hatada et al.
patent: 5037780 (1991-08-01), Fujimoto et al.
patent: 5071787 (1991-12-01), Mori et al.
patent: 5128746 (1992-07-01), Pennisi et al.
Hatada Kenzo
Kawakita Tetuo
Graybill David
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Process for bonding a semiconductor to a circuit substrate inclu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for bonding a semiconductor to a circuit substrate inclu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for bonding a semiconductor to a circuit substrate inclu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-634202