Electric lamp or space discharge component or device manufacturi – Process – With assembly or disassembly
Patent
1995-12-21
1998-09-15
Bradley, P. Austin
Electric lamp or space discharge component or device manufacturi
Process
With assembly or disassembly
445 43, 445 44, 65 43, H01J 926
Patent
active
058071547
ABSTRACT:
According to two aspects of the invention, a FED and a process for making a FED are provided which effectuate more accurate and efficient sealing between a faceplate and a backplate assembly, with more accurate and efficient sealing between the faceplate and cathode member. The FED is made according to a process including: aligning the faceplate and the cathode member; disposing an adhesive between the faceplate and the cathode member; pressing the faceplate and the cathode member together; disposing a frit seal between the faceplate and the backplate assembly; and heating the frit seal to a temperature sufficient to cause the frit to seal.
REFERENCES:
patent: 4005920 (1977-02-01), Wimmer
patent: 4245273 (1981-01-01), Feinberg et al.
patent: 4277275 (1981-07-01), Kawamura et al.
patent: 4417296 (1983-11-01), Schelhorn
patent: 4665468 (1987-05-01), Dohya
patent: 4795670 (1989-01-01), Nishigaki et al.
patent: 5205770 (1993-04-01), Lowrey et al.
patent: 5210472 (1993-05-01), Casper et al.
patent: 5229331 (1993-07-01), Doan et al.
patent: 5302238 (1994-04-01), Roe et al.
patent: 5329207 (1994-07-01), Cathey et al.
patent: 5391259 (1995-02-01), Cathey et al.
patent: 5519332 (1996-05-01), Wood et al.
Liu, D. et al., "Characterization of Gated Silicon Field Emission Micro Troides", Sixth International Vacuum Microelectronics Conference, IEEE, Electron Devices Society, Technical Digest, Jul., 1993, pp. 52, 53.
Leppo, Marion et al., Electronic Materials Handbook, vol. 1 Packaging, 1989, pp. 203-205.
Kishino, Takao et al., "Present Status of the FED Development and Problems to Solve", Technical Paper, IVMC Futaba Corporation, Japan, 1995.
Meyer, R., "6" Diagonal Microtips Fluorescent Display for T.V. Applications, LETI/DOPT CENG, Euro display 1990, pp. 374-377.
Vaudaine, R., "Microtips' Fluorescent Display", IEDM, 1991.
Glass Panel Alignment and Sealing for Flat Panel Displays, Sandia National Laboratory, Colorado, Program Summary, Dec. 1994.
Zimmerman, Steven et al., Flat Panel Display Project Presentation, Sandia National Laboratories, Technical Information Exchange Workshop, Nov. 30, 1994
Tummala, Rao R., Microelectronics Packaging Handbook, pp. 736-755, 1989.
Cathey, David A. Jr., "Field Emission Displays", VLSI, Taiwan, May-Jun., 1995.
Bradley P. Austin
Knapp Jeffrey T.
Micron Display Technology Inc.
LandOfFree
Process for aligning and sealing field emission displays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for aligning and sealing field emission displays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for aligning and sealing field emission displays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-81812