Process and apparatus for reducing power usage microprocessor de

Details Process and apparatus for reducing power usage microprocessor de Process and apparatus for reducing power usage microprocessor de

1992-09-30

1993-06-22

Chan, Eddie R.

Boots, shoes, and leggings

364707, 364DIG1, 364DIG2, 3642731, 3642632, 364242, 3642645, 3642703, 3649488, 3649219, 365227, G06F 104, G06F 1130

Patent

active

052222390

ABSTRACT:
A process and apparatus for preparing said process for reducing the power consumption of microprocessor-based devices by reducing the frequency of the oscillator governing the logical operation of the microprocessor during periods of use in which system performance is not critical. In one embodiment of apparatus the microprocessor is controlled by a monitor circuit operable with the microprocessor and operated by the variable frequency oscillator. In another embodiment a hardware monitor circuit is utilized and which tracks microprocessor instructions to determine periods of use when performance is not critical. The shift in oscillator speed is mediated by a flip-flop latch circuit connected between one or more clock oscillators and the oscillator input of the controlled microprocessor.

REFERENCES:
patent: 4317181 (1982-02-01), Teza et al.
patent: 4590553 (1986-05-01), Noda
patent: 4698748 (1987-10-01), Juzswik et al.
patent: 4851987 (1989-07-01), Day
patent: 4893271 (1990-01-01), Davis et al.

Affiliated with

Also associated with

Rating

Process and apparatus for reducing power usage microprocessor de does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process and apparatus for reducing power usage microprocessor de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process and apparatus for reducing power usage microprocessor de will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1446663