Process and an arrangement for reducing the redundancy of binary

Telegraphy – Systems – Printing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

178 23R, G11C 1700, H04L 1308, H04N 578

Patent

active

042040906

ABSTRACT:
In a system in which characters or graphic patterns are representd in punctiform fashion, the redundancy of binary character sequences which describe the characters or graphic patterns is reduced such that, within the binary character sequences, each binary character having a first binary value is assigned to a point which is to be represented and at least one interval corresponding to one element exist between two points represented by the same output component. Each element is split into a plurality of sub-elements and the binary character sequences which represent the characters or graphic patterns are split into sub-elements. Of the possible combinations (2.sup.n) of a group (n) of binary characters of the binary character sequences, code words are assigned to those combinations in which the binary character having a predetermined binary value ("1") is followed by at least one number (k-1) of binary characters having another predetermined binary value ("0"), which number is dependent upon the number (k) of sub-elements within an element. The code words are transmitted and/or stored in place of the binary character sequences and in the representation of characters or graphic patterns code words are reassigned the original binary character sequences which are then fed to the output components. A scanning device is provided to scan a format which has a graphic pattern and emits binary character sequences to an encoder which assigns the code words to the binary character sequences and/or a memory is provided in which the code words of given characters or graphic patterns are stored and a decoder is provided which is supplied with the code words from the encoder or from the memory, the decoder operating to assign the binary character sequences to the code words and emit the latter to the output components.

REFERENCES:
patent: 3902008 (1975-08-01), Ogawa
patent: 4107457 (1978-08-01), Hajduk

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process and an arrangement for reducing the redundancy of binary does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process and an arrangement for reducing the redundancy of binary, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process and an arrangement for reducing the redundancy of binary will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-451076

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.