Fishing – trapping – and vermin destroying
Patent
1994-03-21
1996-11-05
Wilczewski, Mary
Fishing, trapping, and vermin destroying
437 36, 437 80, 437147, 437931, H01L 21265, H01L 2100, H01L 2130, H01R 2122
Patent
active
055717314
ABSTRACT:
A method of fabricating a semiconductor device. A series of layers is deposited on a semiconductor substrate of a first conductivity type to form a shielding arrangement, including an upper part and a lower part, to provide a shield against accelerated ions. This is followed by forming openings in the shielding arrangement by microlithographic processes and anisotropic etching, and then implanting ions via the openings to form one of a base area and a base-connection area of the first conductivity type. Edges of the openings are displaced by isotropic etching of the lower part of the shielding arrangement. Ions are implanted which have been accelerated to energies sufficient to penetrate the one of the base area and base-connection area and a portion of the substrate underlying the one of the base area and base-connection area to form a sub-collector and a graded collector of a second conductivity type for completely encircling and separating a base from the substrate, wherein the sub-collector is more heavily doped than the collector. The base is formed by one of (i) implanting ions between the step of forming openings and the step of implanting ions accelerated, and (ii) implanting ions after the step of implanting ions accelerated. The method further includes forming an emitter, depositing an insulating layer, forming contacts to the base, the emitter and the collector, and forming a metalization arrangement.
REFERENCES:
patent: 4368573 (1983-01-01), deBrebisson et al.
patent: 4412378 (1983-11-01), Shinada
patent: 4531282 (1985-07-01), Sakai et al.
patent: 4545114 (1985-10-01), Ito et al.
patent: 4669180 (1987-06-01), Thomas et al.
patent: 5100811 (1992-03-01), Winneri et al.
patent: 5183768 (1993-02-01), Kameyama et al.
patent: 5286660 (1994-02-01), Chiou et al.
patent: 5328859 (1994-07-01), Vo et al.
patent: 5411900 (1995-05-01), Nagel
Ehwald Karl-Ernst
Gr utzediek Hartmut
Pierschel Michel
Scheerer Joachim
Winkler Wolfgang
Dutton Brian K.
PREMA Pr azisionselektronik GmbH
Wilczewski Mary
LandOfFree
Procedure for the manufacture of bipolar transistors without epi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Procedure for the manufacture of bipolar transistors without epi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Procedure for the manufacture of bipolar transistors without epi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2014574