Multiplex communications – Pathfinding or routing – Through a circuit switch
Reexamination Certificate
2006-01-31
2006-01-31
Kizou, Hassan (Department: 2661)
Multiplex communications
Pathfinding or routing
Through a circuit switch
C370S412000
Reexamination Certificate
active
06993018
ABSTRACT:
A switching node (20) has a semiconductor switch core (22) and plural switch port devices (24). The semiconductor switch core comprises a two dimensional buffer matrix having one buffer memory (40) per crosspoint to which cells having differing priority classes are written. The switch core further has plural switch core ports (30), with each of the switch core ports writing traffic cells to a row (42) of the matrix and reading traffic cells from a column (44) of the matrix. For each crosspoint of the matrix a high priority signaling element (46H) is formed in the semiconductor switch core. A novel low priority cell flushing operation the present invention moots any cell blocking problems.
REFERENCES:
patent: 5126999 (1992-06-01), Munter et al.
patent: 5189666 (1993-02-01), Kagawa
patent: 5390176 (1995-02-01), Schoute et al.
patent: 5475383 (1995-12-01), Ohta et al.
patent: 5487061 (1996-01-01), Bray
patent: 5493566 (1996-02-01), Ljungberg et al.
patent: 5499238 (1996-03-01), Shon
patent: 5509008 (1996-04-01), Genda et al.
patent: 5537400 (1996-07-01), Diaz et al.
patent: 5550823 (1996-08-01), Irie et al.
patent: 5581544 (1996-12-01), Hamada et al.
patent: 5619500 (1997-04-01), Hiekali
patent: 5721833 (1998-02-01), Cooperman et al.
patent: 5745489 (1998-04-01), Diaz et al.
patent: 5757771 (1998-05-01), Li et al.
patent: 5768257 (1998-06-01), Khacherian et al.
patent: 5790522 (1998-08-01), Fichou et al.
patent: 5805589 (1998-09-01), Hochschild et al.
patent: 5828653 (1998-10-01), Goss
patent: 5862128 (1999-01-01), Cooperman et al.
patent: 5914934 (1999-06-01), Rathnavelu
patent: 6151301 (2000-11-01), Holden
patent: 6483831 (2002-11-01), Petersen
patent: 6507584 (2003-01-01), Moriwaki et al.
patent: 6556571 (2003-04-01), Shahrier et al.
patent: 6606326 (2003-08-01), Herring
patent: 00/38380 (2000-06-01), None
Mirfakhraei, “Wafer-Scale Integration as a Technology Choice for High Speed ATM Switching Systems”, Proceedings of the Annual International Conference on Wafer Scale Integration (from 1996 Proceedings of th Int'l. Conference on Innovative Systems in Silicon), US, New York, IEEE, vol. CONF. 6, 1994, pp. 282-291.
Dol et al, “A High-Speed ATM Switch Architecture for FTTH—An ATM Switch Architecture Iwth Input and Cross-Point Buffers”, Proceedings of the International Switching Symposium, DE, Berlin, VDE Verlag, vol. SYMP, 15, Apr. 23, 1995, pp. 384-388.
Written Opinion mailed Jul. 26, 2002 in corresponding PCT application No. PCT/SE01/02392.
Hörlin Dan
Petersen Lars-Göran
Kizou Hassan
Nixon & Vanderhye P.C.
Pizarro Ricardo
Telefonaktiebolaget LM Ericsson (publ)
LandOfFree
Priority signaling for cell switching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Priority signaling for cell switching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Priority signaling for cell switching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3583040