Priority rules for reducing network message routing latency

Details Priority rules for reducing network message routing latency Priority rules for reducing network message routing latency

2005-11-01

2005-11-01

Dharia, Rupal (Department: 2141)

Electrical computers and digital processing systems: multicomput

Computer-to-computer data routing

Prioritized data routing

C709S232000, C709S238000

Reexamination Certificate

active

06961781

ABSTRACT:
A system and method is disclosed for reducing network message passing latency in a distributed multiprocessing computer system that contains a plurality of microprocessors in a computer network, each microprocessor including router logic to route message packets prioritized in importance by the type of message packet, age of the message packet, and the source of the message packet. The microprocessors each include a plurality of network input ports connected to corresponding local arbiters in the router. The local arbiters are each able to select a message packet from the message packets waiting at the associated network input port. Microprocessor input ports and microprocessor output ports in the microprocessor allow the exchange of message packets between hardware functional units in the microprocessor and between the microprocessors. The microprocessor input ports are similarly each coupled to corresponding local arbiters in the router. Each of the local arbiters is able to select a message packet among the message packets waiting at the microprocessor input port. Global arbiters in the router connected to the network output ports and microprocessor output ports select a message packet from message packets nominated by the local arbiters of the network input ports and microprocessor input ports. The local arbiters connected to each network input port or microprocessor input port will request service from a output port global arbiter for a message packet based on the message packet type if the message packet is ready to be dispatched.

REFERENCES:
patent: 5151900 (1992-09-01), Snyder et al.
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5317718 (1994-05-01), Jouppi
patent: 5752076 (1998-05-01), Munson
patent: 5758183 (1998-05-01), Scales
patent: 5761729 (1998-06-01), Scales
patent: 5787480 (1998-07-01), Scales et al.
patent: 5802585 (1998-09-01), Scales et al.
patent: 5809450 (1998-09-01), Chrysos et al.
patent: 5875151 (1999-02-01), Mick
patent: 5890201 (1999-03-01), McLellan et al.
patent: 5892766 (1999-04-01), Wicki et al.
patent: 5893931 (1999-04-01), Peng et al.
patent: 5918250 (1999-06-01), Hammond
patent: 5918251 (1999-06-01), Yamada et al.
patent: 5923872 (1999-07-01), Chrysos et al.
patent: 5950228 (1999-09-01), Scales et al.
patent: 5964867 (1999-10-01), Anderson et al.
patent: 5970232 (1999-10-01), Passint et al.
patent: 5983325 (1999-11-01), Lewchuk
patent: 5987518 (1999-11-01), Gotwald
patent: 6000044 (1999-12-01), Chrysos et al.
patent: 6070227 (2000-05-01), Rokicki
patent: 6073199 (2000-06-01), Cohen et al.
patent: 6085300 (2000-07-01), Sunaga et al.
patent: 6282195 (2001-08-01), Miller et al.
patent: 6286083 (2001-09-01), Chin et al.
patent: 6449251 (2002-09-01), Awadallah et al.
Alpha Architecture Reference Manual, Third Edition, The Alpha Architecture Committee, 1998 Digital Equipment Corporation (21 p.), in particular pp. 3-1 through 3-15.
A Logic Design Structure For LSI Testability, E. B. Eichelberger et al., 1977 IEEE (pp. 462-468).
Direct RDRAM™256/288-Mbit(512K×16/18×32s), Preliminary Information Document DL0060 Version 1.01 (69 p.).
Testability Features of AMD-K6™Microprocessor, R. S. Fetherston et al., Advanced Micro Devices (8 p.).
Hardware Fault Containment in Scalable Shared-Memory Multiprocessors, D. Teodosiu et al., Computer Systems Laboratory, Stanford Universty (12 p.), 1977.
Cellular Disco: resource management using virtal clusters on shared-memory multiprocessors, K. Govil et al., 1999 ACM 1-58113-140-2/99/0012 (16 p.).
Are Your PLDs Metastable?, Cypress Semiconductor Corporation, Mar. 6, 1997 (19 p.).
Rambus® RIMM™Module(with 128/144Mb RDRAMs), Preliminary Information, Document DL0084 Version 1.1 (12 p.).
Direct Rambus™RIMM™Module Specification Version 1.0, Rambus Inc., SL-0006-100 (32 p.), 2000.
End-To-End Fault Containment In Scalable Shared-Memory Multiprocessors, D. Teodosiu, Jul. 2000 (148 p.).

Affiliated with

Also associated with

Rating

Priority rules for reducing network message routing latency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Priority rules for reducing network message routing latency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Priority rules for reducing network message routing latency will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3477414