Priority interrupt apparatus employing a plural stage shift regi

Details Priority interrupt apparatus employing a plural stage shift regi Priority interrupt apparatus employing a plural stage shift regi

1977-12-15

1979-10-23

Chapnick, Melvin B.

Boots, shoes, and leggings

G06F 918

Patent

active

041722841

ABSTRACT:
A priority level controlled unit for use in a microprogrammed digital data processing system for handling interrupt requests from interrupt sources having different interrupt priority levels. Each interrupt request is a plural-bit request having a priority level field and an interrupt source identifying field. A plural stage shift register is provided, each stage having enough bit positions to hold a single interrupt request. Successive shift register stages are assigned to successively lower priority levels. The interrupt requests are supplied one at a time to the highest priority level stage in the shift register. A separate comparator mechanism, coupled to each shift register stage, compares the priority level field of an interrupt request residing therein with the priority level value assigned to such stage for indicating priority level matches and mismatches. If a priority level mismatch is indicated for any given stage, then the interrupt request therein is transferred to the next shift register stage. A separate first-in-first-out storage stack is associated with each stage. If a priority level match is indicated for any given stage, then the interrupt source identifying field of the request producing the match is stored into the storage stack for such stage. A separate instruction address mechanism, coupled to the output of each storage stack, responds to the currently output interrupt source identifying field for developing an appropriate interrupt routine address pointer. This pointer is transferred to the data processor control store for initiating execution of the appropriate microcode interrupt routine provided that a valid interrupt request is not pending in the storage stack for a higher priority level. If any higher priority level requests are pending, then the transfer of a lower level address pointer to the control store is blocked until such higher priority level requests have been serviced.

REFERENCES:
patent: 3226694 (1965-12-01), Wise
patent: 3353160 (1967-11-01), Lindquist
patent: 3599162 (1971-08-01), Byrns et al.
patent: 3611305 (1971-10-01), Greenspan et al.
patent: 3636519 (1972-01-01), Heath
patent: 3781815 (1973-12-01), Boudreau et al.
patent: 4020471 (1977-04-01), Woods et al.
patent: 4115855 (1978-09-01), Chiba

Affiliated with

Also associated with

Rating

Priority interrupt apparatus employing a plural stage shift regi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Priority interrupt apparatus employing a plural stage shift regi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Priority interrupt apparatus employing a plural stage shift regi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-411524