Priority delay insertion circuit

Details Priority delay insertion circuit Priority delay insertion circuit

2006-03-21

2006-03-21

Patel, Jay K. (Department: 2637)

Pulse or digital communications

Cable systems and components

C375S295000, C716S030000

Reexamination Certificate

active

07016422

ABSTRACT:
A method of transmitting and prioritizing signals is disclosed. Higher priority signals are switched while lower priority signals are delayed until the higher priority signals have completed switching. The method is used in networks where coupling and capacitance effects are possible.

REFERENCES:
patent: 5313501 (1994-05-01), Thacker
patent: 6532574 (2003-03-01), Durham et al.
patent: 2002/0124230 (2002-09-01), Cai et al.
patent: 2003/0072332 (2003-04-01), Tomsio et al.
patent: 2003/0120982 (2003-06-01), Levy et al.

Affiliated with

Also associated with

Rating

Priority delay insertion circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Priority delay insertion circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Priority delay insertion circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3560651