Prioritization of microprocessors in multiprocessor computer sys

Details Prioritization of microprocessors in multiprocessor computer sys Prioritization of microprocessors in multiprocessor computer sys

1992-10-02

1996-07-09

Harvey, Jack B.

Boots, shoes, and leggings

395293, 364DIG1, 364230, 3642426, 3642428, G06F 1300

Patent

active

055353959

ABSTRACT:
Three prioritization schemes for determining which of several CPUs receives priority to become bus master of a host bus in a multiprocessor system, and an arbitration scheme for transferring control from one bus master to another. Each prioritization scheme prioritizes n elements, where a total of (n/2).times.(n-1) priority bits monitors the relative priority between each pair of elements. An element receives the highest priority when each of the n-1 priority bits associated with that element points to it. In the arbitration scheme, the current bus master of the host bus determines when transfer of control of the host bus occurs as governed by one of the prioritization schemes. The arbitration scheme gives EISA bus masters, RAM refresh and DMA greater priority than CPUs acting as bus masters, and allows a temporary bus master to interrupt the current bus master to perform a write-back cache intervention cycle. The arbitration scheme also supports address pipelining, bursting, split transactions and reservations of CPUs aborted when attempting a locked cycle. Address pipelining allows the next bus master to assert its address and status signals before the beginning of the data transfer phase of the next bus master. Split transactions allows a CPU posting a read to the EISA bus to arbitrate the host bus to another device without re-arbitrating for the host bus to retrieve the data. The data is asserted on the host bus when it is idle even if the host bus is being controlled by another device.

REFERENCES:
patent: 4257095 (1981-03-01), Nadir
patent: 4395710 (1983-07-01), Einolf, Jr. et al.
patent: 4402040 (1983-08-01), Evett
patent: 4417302 (1983-11-01), Chimienti et al.
patent: 4463445 (1984-07-01), Grimes
patent: 4554628 (1985-11-01), Bell
patent: 4556939 (1985-12-01), Read
patent: 4560985 (1985-12-01), Strecker et al.
patent: 4571672 (1986-02-01), Hatada et al.
patent: 4663756 (1987-05-01), Retterath
patent: 4719458 (1988-01-01), Miesterfeld et al.
patent: 4727479 (1988-02-01), Kirrmann
patent: 4739323 (1988-04-01), Miesterfeld et al.
patent: 4748586 (1988-05-01), Bonci
patent: 4750168 (1988-06-01), Trevitt
patent: 4779089 (1988-10-01), Theus
patent: 4787033 (1988-11-01), Bomba et al.
patent: 4800484 (1989-01-01), Baize et al.
patent: 4858173 (1989-08-01), Stewart et al.
patent: 4920486 (1990-04-01), Nielsen
patent: 4953081 (1990-08-01), Feal et al.
patent: 4964034 (1990-10-01), Jaskowiak
patent: 4967344 (1990-10-01), Scavezze et al.
patent: 4987529 (1991-01-01), Craft et al.
patent: 5127089 (1992-06-01), Gay et al.
patent: 5148112 (1992-09-01), Gahan
patent: 5151994 (1992-09-01), Wille et al.
patent: 5168570 (1992-12-01), Ecker et al.
patent: 5195185 (1993-03-01), Marenin
patent: 5265223 (1993-11-01), Brockmann et al.
patent: 5317696 (1994-05-01), Hilgendorf

Affiliated with

Also associated with

Rating

Prioritization of microprocessors in multiprocessor computer sys does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Prioritization of microprocessors in multiprocessor computer sys, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prioritization of microprocessors in multiprocessor computer sys will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1876514