Wave transmission lines and networks – Coupling networks – Delay lines including a lumped parameter
Reexamination Certificate
2006-11-29
2011-10-04
Lee, Benny (Department: 2817)
Wave transmission lines and networks
Coupling networks
Delay lines including a lumped parameter
C333S162000
Reexamination Certificate
active
08031033
ABSTRACT:
A printed solenoid inductor delay line system comprises discrete delay sections, where the inductor is implemented in the form of a printed, spiraling solenoid, with the solenoid axis in the plane of the multi-layer printed circuit board (PCB).
REFERENCES:
patent: 2982889 (1961-05-01), Whearley
patent: 3005966 (1961-10-01), Strom
patent: 4583062 (1986-04-01), Kameya
patent: 4613874 (1986-09-01), Trimble
patent: 4729510 (1988-03-01), Landis
patent: 4807184 (1989-02-01), Shelor
patent: 5461353 (1995-10-01), Eberhardt
patent: 5923230 (1999-07-01), Yoshida et al.
patent: 6229124 (2001-05-01), Trucco
patent: 6313716 (2001-11-01), Apostolos
patent: 6493861 (2002-12-01), Li et al.
patent: 2001/0040051 (2001-11-01), Lipponen
patent: 2002/0070831 (2002-06-01), Harding
patent: 2004/0263308 (2004-12-01), Yu et al.
patent: 2005/0071733 (2005-03-01), Fukae et al.
patent: 0880309 (1998-11-01), None
patent: 1286464 (2003-02-01), None
patent: 1443529 (2004-08-01), None
patent: 2005268447 (2005-09-01), None
patent: WO 02/088975 (2002-11-01), None
International Search Report and Written Opinion mailed Sep. 26, 2007 in International Application No. PCT/US2007/045775.
European Extended Search Report and Written Opinion in EP Appln. No. 06844653.3-Jun. 19, 2009.
EP Appln. No. 06844653.3-Aug. 12, 2009 EPO Office Action.
Measurements and Modelling of Delay Lines on Printed Circuit Boards, by Scott D. Powers and jose M. Cruz, The SML Technical Report Series pub. by Sun Microsystems Laboratories, 2000.
The Impact of Material Selection, by Rick Hartley, Printed Circuit Design, Mar. 2002.
Optimization of Readout Electronics for Microchanel Plate Delay Line Anodes, by John Vallerga and Jason McPhate, Space Science Laboratory, Univ. of Calfornis, Berkley, Mar. 2002.
Analog Delay Devices, J.B. Calvert, Jan. 2002.
EP Appln. No. 06844653.3—Mar. 3, 2010 EPO Office Action.
EP Appln. No. 06844653.3—Nov. 8, 2010 EPO Office Action.
Preliminary Report on Patentability issued on Jun. 3, 2008 in PCT Appln. No. PCT/US2006/045775.
EP Appln. No. 06718869.8—Mar. 1, 2011 EPO Office Action.
Mansell Barry
Mansell, legal representative Gail E.
Avocent Corporation
Davidson Berquist Jackson & Gowdey LLP
Lee Benny
LandOfFree
Printed multilayer solenoid delay line having at least two... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Printed multilayer solenoid delay line having at least two..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Printed multilayer solenoid delay line having at least two... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4282444