Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2001-04-27
2003-07-01
Talbott, David L. (Department: 2827)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S257000, C174S261000, C361S772000, C361S777000, C257S737000
Reexamination Certificate
active
06586683
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of printed circuit boards; more specifically, it relates to electronic devices connection pads and mechanical connectors for printed circuit boards and the method of fabricating the pads and connectors.
BACKGROUND OF THE INVENTION
Printed circuit boards (PCB's) serve the purpose of an intermediate level of packaging for attachment and electrical inter-connection of discrete devices such as resistors and capacitors and active devices such as logic and memory modules. Printed circuit board may also have edge connectors for physical attachment and electrical connection of the printed circuit board to a higher level of packaging. Devices are attached to printed circuit boards by a variety of methods. One attachment method is soldering to pads of discrete passive surface mount technology (SMT) components or active device ball grid array (BGA) or land grid array (LGA) modules. Another attachment method is pin in hole (PIH) soldering. PIH soldering requires printed circuit having plated through holes (PTH's). The pads and edge connectors are interconnected by wiring traces formed on the top surface of the printed circuit board. Often wiring traces are formed on the bottom surface of the board and within the board itself. Similarly, devices may be mounted on both the top and bottom surfaces of the printed circuit board.
Pads for SMT, BGA, LGA, and PIH/LGA solder connections require surface finish layers that provide good solderability and corrosion resistance. Edge connectors require surface finish layers for good electrical and mechanical contact, wear resistance, and corrosion resistance. Wiring traces must be protected from solder operations, often by a solder mask. The solder mask must have good adhesion to the wiring trace, requiring a application of a surface finish or surface treatment of the wiring trace.
Generally it is not possible for one surface finish to satisfy all the requirements thus placed on the printed circuit board so multiple surface finishes and/or surface treatments are required. Often multiple finishes require multiple masking steps. When multiple surface finishes or treatments are applied to a printed circuit board compatibility of the processes employed to produce those finishes is critical. For example, the chemicals used to remove masks should not corrode or contaminate any prior formed surface finishes. Similarly, the processes used to form a given surface finish should not corrode or contaminate other surface finishes or printed circuit board features.
SUMMARY OF THE INVENTION
A first aspect of the present invention is a method of fabricating a printed circuit device including an electrically insulating substrate, and first, second, and third sets of conductors formed on a top surface of the substrate. The method includes: forming an oxide layer on the set of second copper conductors; forming a solder mask on the oxide layer; forming a composite layer on the first set of conductors; and forming a lead-tin layer on at least a portion of the third set of conductors.
A second aspect of the present invention is a method of fabricating a printed circuit device including an electrically insulating substrate, and first, second, and third sets of conductors formed on a top surface of the substrate. The method includes: forming an oxide layer on the first, second and third sets of second conductors; forming a solder mask over the oxide layer on the second set of conductors; removing the oxide layer from the first and third sets of conductors; forming a first masking layer over the second and third sets of conductors; forming a composite layer on the first set of conductors; removing the first masking layer; forming a second masking layer over the first and second sets of copper conductors; and forming a solder layer on at least a portion of the third set of conductors.
A third aspect of the present invention is a printed circuit device including an electrically insulating substrate; first, second, and third sets of conductors formed on a top surface of the substrate; an oxide layer on the set of second conductors; a solder mask on the oxide layer; a composite layer on the first set of conductors; and a solder layer on at least a portion of the third set of conductors.
A fourth aspect of the present invention is a method of improving the adhesion of a protective layer over a conductive circuit feature during fabrication of a printed circuit device comprising: providing a substrate with conductive circuit features thereon; forming an oxide layer over at least a portion of the conductive circuit features, the oxide layer providing enhanced adhesion for a protective layer; applying the protective layer over the oxide layer over at least a portion of the conductive features; selectively removing portions of the protective layer to expose select regions of the oxide layer over the at least a portion of the conductive circuit features; removing the oxide layer in the exposed regions; and electroless plating a first conductive layer in the select regions of exposed the oxide layer.
REFERENCES:
patent: 3854973 (1974-12-01), Mersereau et al.
patent: 3929483 (1975-12-01), Wainer et al.
patent: 3931454 (1976-01-01), Sprengling
patent: 4006047 (1977-02-01), Brummett et al.
patent: 4104111 (1978-08-01), Mack
patent: 4424409 (1984-01-01), Kuttner
patent: 4434544 (1984-03-01), Dohya et al.
patent: 4572925 (1986-02-01), Scarlett
patent: 4710592 (1987-12-01), Kimbara
patent: 4944850 (1990-07-01), Dion
patent: 5032694 (1991-07-01), Ishihara et al.
patent: 5041700 (1991-08-01), Iyogi et al.
patent: 5414221 (1995-05-01), Gardner
patent: 5474798 (1995-12-01), Larson et al.
patent: 5606198 (1997-02-01), Ono et al.
patent: 5680701 (1997-10-01), Sippel
patent: 5733599 (1998-03-01), Ferrier et al.
patent: 5799393 (1998-09-01), Backasch et al.
patent: 5910644 (1999-06-01), Goodman et al.
patent: 5973932 (1999-10-01), Nguyen
patent: 6022466 (2000-02-01), Tamarkin et al.
patent: 6044550 (2000-04-01), Larson
patent: 6378199 (2002-04-01), Yoshinuma et al.
Arrington Edward L.
Bhatt Anilkumar C.
Fey Edmond O.
Knadle Kevin T.
Konrad John J.
Alcala José H.
Fraley Lawrence R.
International Business Machines - Corporation
Schmeiser Olsen & Watts
Talbott David L.
LandOfFree
Printed circuit board with mixed metallurgy pads and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Printed circuit board with mixed metallurgy pads and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Printed circuit board with mixed metallurgy pads and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3025077