Boots – shoes – and leggings
Patent
1988-06-06
1990-07-17
Anderson, Lawrence E.
Boots, shoes, and leggings
3649294, G06F 902
Patent
active
049425501
ABSTRACT:
An industrial I/O controller is implemented on a processor board and includes two I/O daughter boards which are mounted on and parallel to the processor board by means of connectors such that the entire system occupies only a single slot space of a VMEbus back plane. The processor board includes a VMEbus connector attached to its upper right-hand edge. First buffer circuitry, a static RAM, second buffer circuitry and an EPROM are located from right to left along the upper edge of the processor board. Two connectors for attachment of two I/O daughter boards are located in the lower part of the processor board. All digital and analog input/output circuitry is included on the I/O daughter boards, which cover the lower two-thirds of the processor board, on which a crystal oscillator, an interrupt handler, an interrupt generator, arbitration bus controller circuitry, dynamic RAM, dynamic RAM control circuitry, dynamic RAM decoder circuitry, optical isolation circuitry and optical isolation control circuitry are located. The EPROM, SRAM, interrupt handling and generating circuitry, a programmable timer, and DRAM control and decoding circuitry are located around and close to the microprocessor.
REFERENCES:
patent: 4562535 (1985-02-01), Vincent et al.
patent: 4683550 (1987-07-01), Jindrick et al.
Anderson Lawrence E.
Burr-Brown Ltd.
LandOfFree
Printed circuit board topography for high speed intelligent indu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Printed circuit board topography for high speed intelligent indu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Printed circuit board topography for high speed intelligent indu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-99051