Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Reexamination Certificate
2011-02-01
2011-02-01
Dinh, Tuan T (Department: 2841)
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
C361S764000, C361S765000, C361S784000
Reexamination Certificate
active
07881069
ABSTRACT:
A chip capacitor is provided in a core substrate of a printed circuit board. This makes it possible to shorten a distance between an IC chip and the chip capacitor and to reduce loop inductance. Since the core substrate is constituted by provided a first resin substrate, a second resin substrate and a third resin substrate in a multilayer manner, the core substrate can obtain sufficient strength.
REFERENCES:
patent: 4800459 (1989-01-01), Takagi et al.
patent: 5018051 (1991-05-01), Yamada et al.
patent: 5027253 (1991-06-01), Lauffer et al.
patent: 5161093 (1992-11-01), Gorczyca et al.
patent: 5306670 (1994-04-01), Mowatt et al.
patent: 5353195 (1994-10-01), Fillion et al.
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5432677 (1995-07-01), Mowatt et al.
patent: 5559363 (1996-09-01), Immorlica, Jr.
patent: 5565706 (1996-10-01), Miura et al.
patent: 5629578 (1997-05-01), Winzer et al.
patent: 5661882 (1997-09-01), Alexander
patent: 5745984 (1998-05-01), Cole et al.
patent: 5837624 (1998-11-01), Sakaguchi et al.
patent: 5841193 (1998-11-01), Eichelberger
patent: 5875100 (1999-02-01), Yamashita
patent: 5877550 (1999-03-01), Suzuki
patent: 5998859 (1999-12-01), Griswold et al.
patent: 6021050 (2000-02-01), Ehman et al.
patent: 6153290 (2000-11-01), Sunahara
patent: 6162652 (2000-12-01), Dass et al.
patent: 6809268 (2004-10-01), Hayashi et al.
patent: 6876554 (2005-04-01), Inagaki et al.
patent: 2005/0157478 (2005-07-01), Inagaki et al.
patent: 0 451 541 (1991-10-01), None
patent: 0 929 207 (1999-07-01), None
patent: 61-64187 (1986-04-01), None
patent: 63-114299 (1988-05-01), None
patent: 63-169013 (1988-07-01), None
patent: 63-300507 (1988-12-01), None
patent: 63-300507 (1988-12-01), None
patent: 11-45955 (1989-06-01), None
patent: 4-283987 (1992-10-01), None
patent: 4-356998 (1992-12-01), None
patent: 5-218660 (1993-08-01), None
patent: 6-120670 (1994-04-01), None
patent: 6-216532 (1994-08-01), None
patent: 6-283380 (1994-10-01), None
patent: 06-314631 (1994-11-01), None
patent: 6-314631 (1994-11-01), None
patent: 6-326472 (1994-11-01), None
patent: 06-350020 (1994-12-01), None
patent: 07-235632 (1995-09-01), None
patent: 7-235632 (1995-09-01), None
patent: 7-263619 (1995-10-01), None
patent: 07-263619 (1995-10-01), None
patent: 7-302859 (1995-11-01), None
patent: 08-046085 (1996-02-01), None
patent: 8-046085 (1996-02-01), None
patent: 8-88471 (1996-04-01), None
patent: 8-88473 (1996-04-01), None
patent: 09-092754 (1997-04-01), None
patent: 09-092754 (1997-04-01), None
patent: 09-199824 (1997-07-01), None
patent: 9-199824 (1997-07-01), None
patent: 9-321408 (1997-12-01), None
patent: 10-229272 (1998-08-01), None
patent: 10-229272 (1998-08-01), None
patent: 10-256429 (1998-09-01), None
patent: 2852372 (1998-11-01), None
patent: 10-322024 (1998-12-01), None
patent: 10-322024 (1998-12-01), None
patent: 11068319 (1999-03-01), None
patent: 11-126976 (1999-05-01), None
patent: 11-126978 (1999-05-01), None
patent: 11-126978 (1999-05-01), None
patent: 11-144904 (1999-05-01), None
patent: 11-144904 (1999-05-01), None
patent: 11126978 (1999-05-01), None
patent: 11-163525 (1999-06-01), None
patent: 11-172457 (1999-06-01), None
patent: 11-172457 (1999-06-01), None
patent: 11-186038 (1999-07-01), None
patent: 11-195873 (1999-07-01), None
patent: 11-233678 (1999-08-01), None
patent: 11-248311 (1999-09-01), None
patent: 11-312868 (1999-11-01), None
U.S. Appl. No. 11/777,841, filed Jul. 13, 2007, Inagaki, et al.
Patent Abstracts of Japan, “Multilayered Wiring Board” JP 11-126978, May 11, 1999, Akiya.Fujisaki et al.
Patent Abstracts of Japan “Method for Manufacturing Multilayer Printed Wiring Board”, JP 10-013024, Jan. 1, 1998, Satoshi Nakamura.
Patent Abstracts of Japan, “Electrode Structure and the Manufacturing Method”, JP 54-157296, Dec. 12, 1979.
Patent Abstracts of Japan, “Multilayer Electronic Part and Manufacture Thereof”, JP 8-241827, Sep. 17, 1996.
Asai Motoo
Inagaki Yasushi
Shirai Seiji
Wang Dongdong
Yabashi Hideo
Dinh Tuan T
Ibiden Co. Ltd.
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
LandOfFree
Printed circuit board does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Printed circuit board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Printed circuit board will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2636966