Printed board assembly and method of its manufacture

Electricity: conductors and insulators – Boxes and housings – Hermetic sealed envelope type

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C174S250000, C174S260000, C361S748000, C361S761000, C361S762000, C361S765000

Reexamination Certificate

active

06552265

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
The present invention relates to a printed board assembly, comprising a copper coated substrate with electronic components mounted thereon. The substrate with components are sandwiched between resin coated foils thus embedding the components. The invention also relates to a method of manufacturing such a printed board assembly.
DESCRIPTION OF RELATED ART
EP 0 813 355 (A2) to International Business Machines Inc. relates to a printed circuit board construction with stacked capacitive planes. The entire stack is then covered with epoxy glass to which copper foil is then applied. EP 0 813 355 (A2) does not provide for embedding anything other than flat capacitive planes, having an etched outer surface to which the epoxy adheres and bonds the copper foil.
Similarly, DE-A 196 34 016 (A1) to Taiyo Ink Mfg. Co. Ltd. describes coating a printed circuit board having circuit patterns etched therein with resin and laying a similar etched copper layer thereon which is in turn coated with resin. This reference, as that described above, does not describe anything other than the embedding of flat etched copper sheets.
SUMMARY OF THE INVENTION
A printed board assembly is provided comprising a substrate coated with an electrically conducting material, such as etched copper, electrical components being mounted on said substrate, said substrate with components being covered on both sides with resin coated conducting foil, the resin of said resin coated foil facing the substrate and burying said components, said foil being etched with a circuit pattern, a non-conducting material being disposed in the areas between said electrical components.
The present invention enables more components to be packed more compactly within and on the carrier, thereby making it possible to improve the electrical performance, and to integrate the electrical shielding in the carrier. The mechanical stability and strength of the entire assembly is also improved.
According to one embodiment of the printed board assembly according to the present invention, said components are chip resistors and that said carrier is coated between said chip resistors with a sequential built-up (SBU) lacquer. The lacquer is applied in the areas between the chip resistors sequentially until it reaches the level of the top surfaces of the chip resistors, whereupon the resin coated foil is easily applied to the essentially flat surface. This is a very simple and low cost method of integrating chip resistors into the carrier.
According to another embodiment of the printed board assembly according to the present invention said carrier is covered in the areas between said components with a preimpregnated non-conducting resin mat or prepreg covered with a laminate, both provided with holes for said components. This enables the principle of the invention to be applied when higher components than chip resistors are mounted on the substrate. There is either sufficient resin to fill out any remaining space between these higher electronic components, or alternatively, these small remaining spaces can be coated with SBU lacquer before the resin coated foil is applied thereon.
A method is also provided for manufacturing such a printed board assembly, comprising the steps of: mounting electronic components on a substrate patterned copper; covering only the areas of the copper coated substrate between the mounted components with a non-conducting material approximately up to the level of the mounted components, sandwiching the substrate, components and non-conducting material between two sheets of resin coated conducting foil, the resin on said foils facing the substrate and burying said components, and etching circuit patterns in the exposed copper surfaces of the resin coated conducting foils. This is a very economical way of achieving vertical packing of many components in a way which is advantageous structurally and electrically.


REFERENCES:
patent: 3500428 (1970-03-01), Allen
patent: 4659425 (1987-04-01), Eggers et al.
patent: 4909886 (1990-03-01), Noguchi
patent: 4966642 (1990-10-01), Zitzmann
patent: 5167997 (1992-12-01), Chamberlain et al.
patent: 5208728 (1993-05-01), Schirmer
patent: 5268064 (1993-12-01), Woo et al.
patent: 5269863 (1993-12-01), Middelman
patent: 5347258 (1994-09-01), Howard et al.
patent: 5835356 (1998-11-01), Wieloch et al.
patent: 5837155 (1998-11-01), Inagaki et al.
patent: 5875100 (1999-02-01), Yamashita
patent: 5959256 (1999-09-01), Saida et al.
patent: 3840704 (1989-07-01), None
patent: 19634016 (1997-03-01), None
patent: 0291629 (1988-11-01), None
patent: 0470584 (1992-12-01), None
patent: 0813355 (1997-12-01), None
patent: WO 9520479 (1995-08-01), None
Wirlée, S-O.; International-Type Search Report; Jul. 16, 1999; Search Request No. SE 98/01105; pp.1-4.
http://www.merix.com/resourcecentr/tech/resinfoil.html; “Resin Coated Copper Foils”, 2 pages.
http://www.fcf.co.jp/en/res.htm; “Resin Coated Copper Foil”, 2 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Printed board assembly and method of its manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Printed board assembly and method of its manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Printed board assembly and method of its manufacture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3089988

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.