Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2007-10-02
2007-10-02
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S158000, C327S270000
Reexamination Certificate
active
11254050
ABSTRACT:
The clock delay circuit according to the present invention includes a delay circuit section, a selection circuit section, and jitter suppression elements. The delay circuit section provides a plurality of delay clock signals that are obtained by delaying a clock signal with a different delay amount. The selection circuit section selects and provides any one of a plurality of delay clock signals that are provided from the delay circuit section. The jitter suppression elements are connected in series between the delay circuit section and the selection circuit section. When jitters occur at the time of switching the delay clock signals at the selection circuit section, the jitter suppression elements serve to prevent the propagation of the jitters through the delay circuit section.
REFERENCES:
patent: 5191234 (1993-03-01), Murakami et al.
patent: 5272729 (1993-12-01), Bechade et al.
patent: 5777501 (1998-07-01), AbouSeido
patent: 6008680 (1999-12-01), Kyles et al.
patent: 6177846 (2001-01-01), Takada et al.
patent: 6184753 (2001-02-01), Ishimi et al.
patent: 6316987 (2001-11-01), Dally et al.
patent: 6369627 (2002-04-01), Tomita
patent: 6573763 (2003-06-01), Iijima
patent: 6750688 (2004-06-01), Takai
patent: 6937081 (2005-08-01), Ishikawa
patent: 05-218820 (1993-08-01), None
patent: 11-168376 (1999-06-01), None
patent: 11-177399 (1999-07-01), None
patent: 11-312959 (1999-11-01), None
patent: 2000-315942 (2000-11-01), None
patent: 2001-056723 (2001-02-01), None
patent: 2001-111394 (2001-04-01), None
patent: 2002-344293 (2002-11-01), None
patent: 2003-101409 (2003-04-01), None
patent: 2004-171082 (2004-06-01), None
patent: 2004-194118 (2004-07-01), None
Monma Atsuko
Oishi Kanji
Elpida Memory Inc.
Foley & Lardner LLP
Le Dinh T.
LandOfFree
Prevention of the propagation of jitters in a clock delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Prevention of the propagation of jitters in a clock delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prevention of the propagation of jitters in a clock delay... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3875812