Electricity: electrical systems and devices – Safety and protection of systems and devices – With specific current responsive fault sensor
Patent
1989-06-07
1992-02-18
Hille, Rolf
Electricity: electrical systems and devices
Safety and protection of systems and devices
With specific current responsive fault sensor
357 79, 361414, H01L 2316
Patent
active
050898809
ABSTRACT:
A multilayer pressure stack (microstack) has a plurality of layers formed of a material that may have a high time-dependent deformation factor and a plurality of segments formed in each layer. Each segment comprises a conductive material having a low time-dependent deformation factor and pressure is provided along a column of aligned segments to establish electrical interconnections between the segments in various layers. Interposers formed of non-conductive material may be provided in selected segments to form points of electrical isolation. The plurality of layers, or wafers, includes signal wafers and ground/voltage wafers. The signal wafers are formed of a low dielectric constant material to optimize the propagation velocity of signals traveling in signal traces connecting selected segments in the signal wafer. More than 100 wafers may be provided in a microstack and repairs and revisions of conductor routing are easily accomplished by substituting new wafers within the microstack.
REFERENCES:
patent: 3705332 (1972-12-01), Parks
patent: 3769702 (1973-11-01), Scarbrough
patent: 3775844 (1973-12-01), Parks
patent: 3813773 (1974-06-01), Parks
patent: 4202007 (1980-05-01), Dougherty et al.
patent: 4221047 (1980-09-01), Narken et al.
patent: 4249302 (1981-02-01), Crepeau
patent: 4275410 (1981-06-01), Grinberg et al.
patent: 4283754 (1981-08-01), Parks
patent: 4322778 (1982-03-01), Barbour et al.
patent: 4407007 (1983-09-01), Desai et al.
patent: 4667219 (1987-05-01), Lee et al.
Meyer James A.
Mikalauskas Frank
Parks Howard L.
Amdahl Corporation
Hille Rolf
Le Hoang-anh
LandOfFree
Pressurized interconnection system for semiconductor chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pressurized interconnection system for semiconductor chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pressurized interconnection system for semiconductor chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1827344