Presettable dynamic delay flip-flop circuit

Details Presettable dynamic delay flip-flop circuit Presettable dynamic delay flip-flop circuit

1977-05-27

1978-09-12

Anagnos, Larry N.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307208, 307225C, 307247R, 307251, 307289, H03K 3286, H03K 3353, H03K 2130, H03K 2330

Patent

active

041140524

ABSTRACT:
A presettable dynamic delay flip-flop circuit including two first and second series-connected 1/2 bit delay circuits, a gate circuit for supplying these delay circuits with a control signal for controlling their operation, and a switching circuit for supplying the second delay circuit with preset data capable of freely presetting the voltage level of an output signal from said flip-flop circuit. The delay circuits and switching circuit are respectively formed of clocked inverters. The flip-flop circuit is formed of a small number of elements and operated at high frequency.

REFERENCES:
patent: 3626202 (1971-12-01), Pound
patent: 3823551 (1974-07-01), Riehl
patent: 3829712 (1974-08-01), Hama
patent: 4002926 (1977-01-01), Moyer

Affiliated with

Also associated with

Rating

Presettable dynamic delay flip-flop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Presettable dynamic delay flip-flop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Presettable dynamic delay flip-flop circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2385926