Data processing: structural design – modeling – simulation – and em – Emulation
Reexamination Certificate
2005-12-12
2009-06-30
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Emulation
C714S726000
Reexamination Certificate
active
07555422
ABSTRACT:
A system comprises a multi-core silicon-on-chip (SOC) device. The SOC device includes a core module, a test data shift path, a core power control module, and an emulation control module. The core module includes a TAP controller and a plurality of data registers. The test data shift path is operable to transport data shifted out of one or more of the data registers. The core power control module is operable to control the power status of the core module. The emulation control module includes a plurality of alternative registers operable to shift data into the test data shift path in the event that the core module is powered down by the core power control module such that the shift path continues uninterrupted. The emulation control module remains powered on regardless of the power status of the core module.
REFERENCES:
patent: 4573117 (1986-02-01), Boney
patent: 5251320 (1993-10-01), Kuzawinski et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5379302 (1995-01-01), Andrews
patent: 6006343 (1999-12-01), Whetsel
patent: 6073254 (2000-06-01), Whetsel
patent: 6385749 (2002-05-01), Adusumilli et al.
patent: 6398905 (2002-06-01), Ward
patent: 6477654 (2002-11-01), Dean et al.
patent: 6883102 (2005-04-01), Williams et al.
patent: 6928606 (2005-08-01), Savaria et al.
patent: 7051256 (2006-05-01), Whetsel
Whetsel, Lee, “An IEEE 1149.1 Based Test Access Architecture For IC's With Embedded Cores”, Proceedings of the International Test Conference, pp. 69-78, 1997.
Rajsuman, Rochit, “Design for Iddq Testing for Embedded Cores Based on System on a Chip”, Proceedings of the 1998 IEEE International Workshop on IDDQ Testing, Nov. 12-13, 1998, pp. 69-73.
Lu et al, “IEEE 1149.1 Based Defect and Fault Tolerant Scan Chain for Wafer Scale Integration”, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2003.
Vermeulen et al, “IEEE 1149.1 Compliant Access Architecture for Multiple Core Debug on Digital System Chips”, Proceedings of the International Test Conference, 2002, pp. 55-63.
Franco Osvaldo
Milhaupt Robert W.
Newman Merril R.
Brady III Wade James
Jacob Mary C
Neerings Ronald O.
Rodriguez Paul L
Telecky , Jr. Frederick J.
LandOfFree
Preserving emulation capability in a multi-core... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Preserving emulation capability in a multi-core..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Preserving emulation capability in a multi-core... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4101031