Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control
Reexamination Certificate
2005-10-04
2005-10-04
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Frequency or repetition rate conversion or control
C327S117000, C327S151000, C377S052000, C377S118000
Reexamination Certificate
active
06952121
ABSTRACT:
Circuits, devices and methods are provided for dividing a fast pulse signal by an integer M. A dual modulus prescaler receives input pulses, counts them, and generates one prescaled pulse for every Qth input pulse. Q is a division modulus, and has a different value depending on a modulus control signal. When the prescaler generates a prescaled pulse from an input pulse, it ignores the modulus control signal at least until the onset of a next input pulse. A program counter generates a reset signal when the prescaler receives the Mth input pulse. A swallow counter then changes the modulus control signal to a different value, and the prescaler starts dividing by a different modulus. Even if the prescaler had already received the onset of the next input pulse, it accounts for it properly, for dividing with the different modulus.
REFERENCES:
patent: 4184068 (1980-01-01), Washburn
patent: 4325031 (1982-04-01), Ooms et al.
patent: 4575867 (1986-03-01), Hogue
patent: RE32605 (1988-02-01), Yamashita et al.
patent: 4991187 (1991-02-01), Herold et al.
patent: 5084907 (1992-01-01), Maemura
patent: 5202906 (1993-04-01), Saito et al.
patent: 5534821 (1996-07-01), Akiyama et al.
patent: 5572168 (1996-11-01), Kasturia
patent: 5818293 (1998-10-01), Brehmer et al.
patent: 5841302 (1998-11-01), Ishii et al.
patent: 5859890 (1999-01-01), Shurboff et al.
patent: 5867068 (1999-02-01), Keating
patent: 5878101 (1999-03-01), Aisaka
patent: 5892405 (1999-04-01), Kamikubo et al.
patent: 5982840 (1999-11-01), Aisaka
patent: 6097782 (2000-08-01), Foroudi
patent: 6163181 (2000-12-01), Nishiyama
patent: 6385276 (2002-05-01), Hunt et al.
patent: 6559726 (2003-05-01), Stansell
patent: 6603360 (2003-08-01), Kim et al.
patent: 6737899 (2004-05-01), Sudjian
Marie, Herve, et al. “R, G, B Acquisition Interface with Line-Locked Clock Generator for Flat Panel Display”, IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul. 1998, pp. 1009-1013.
Marie, Herve, et al. “Correction to R, G, B Acquisition Interface with Line-Locked Clock Generator for Flat Panel Display”, IEEE Journal of Solid-State Circuits, vol. 35, No. 8, Aug. 2000, pp. 1253.
B. Razavi, RF Microelectronics, Prentice Hall Communications Engineering and Emerging Technologies Series, Chapter 8, pp. 270-271, 1997.
Callahan Timothy P.
Darby & Darby P.C.
Gaffney Matthew M.
National Semiconductor Corporation
Nguyen Hai L.
LandOfFree
Prescaling for dividing fast pulsed signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Prescaling for dividing fast pulsed signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prescaling for dividing fast pulsed signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3435935