Preprocessing implied specifiers in a pipelined processor

Details Preprocessing implied specifiers in a pipelined processor Preprocessing implied specifiers in a pipelined processor

1989-02-03

1992-08-25

Lee, Thomas C.

Boots, shoes, and leggings

395800, 364DIG2, 36494834, 3649483, 3642318, G06F 923

Patent

active

051426331

ABSTRACT:
An instruction decoder generates implied specifiers for certain predefined instructions, and an operand processing unit preprocess most of the implied specifiers in the same fashion as express operand specifiers. For instructions having an implied autoincrement or autodecrement of the stack pointer, an implied read or write access type is assigned to the instruction and the decode logic is configured accordingly. When an opcode is decoded and is found to have an implied write specifier, a destination operand is created for autodecrementing the stack pointer. If an opcode is decoded and found to have an implied read specifier, a source operand is created for autoincrementing the stack pointer. A register or short literal specifier can be decoded simultaneously with the generation of the implied operand. Therefore some common instructions such as "PUSH Rx" can be decoded in a single cycle. The preprocessing of implied specifiers in addition permits more complex instructions such as "BSR DEST" to be executed in a single cycle. Conflicts created by the implied specifiers are handled in the same manner as conflicts for express specifiers. Moreover, by using the same data paths for both the implied specifiers and the express specifiers, and by inserting queues between the instruction unit and the execution unit, performance gains are realized for instructions having implied specifiers as well as just express specifiers.

REFERENCES:
patent: 4241397 (1980-12-01), Strecker
patent: 4241399 (1980-12-01), Strecker et al.
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4493020 (1980-07-01), Kim et al.
patent: 4789925 (1988-12-01), Lahti
patent: 4807113 (1989-02-01), Matsumoto et al.
patent: 4873629 (1987-12-01), Harris et al.
patent: 4890218 (1989-12-01), Bram
patent: 4891753 (1990-01-01), Budde et al.
patent: 4945511 (1990-07-01), Itomitsu et al.
Fossum et al., "An Overview of the VAX 8600 System," Digital Equipment Technical Journal, No. 1, Aug. 1985, pp. 8-23.
Troiani et al., "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture," Digital Technical Journal, No. 1, Aug. 1985, pp. 24-42.
VAX Architecture Handbook, Digital Equipment Corporation, 1981, pp. 51-90.

Affiliated with

Also associated with

Rating

Preprocessing implied specifiers in a pipelined processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Preprocessing implied specifiers in a pipelined processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Preprocessing implied specifiers in a pipelined processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-392033