Fishing – trapping – and vermin destroying
Patent
1992-11-12
1994-05-03
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
364491, 364490, H01L 2100
Patent
active
053087984
ABSTRACT:
In a preplacement method for use in a computer-assisted integrated design layout process, circuit entities are placed by a computer program on a layout of an integrated circuit stored in computer memory. The circuit to be laid out is represented in computer memory as circuit entities interconnected between pins on the circuit entities. A set of pins to be interconnected forms a net and is assigned a weight. The method allows a user to cause the computer program to place a circuit entity at a different location on the integrated circuit layout than it would otherwise. A faked two pin net is defined, one pin being located on the circuit entity and another pin being located in a region of the integrated circuit in which the user desires the circuit entity to be placed. A high weight is then assigned to the faked two pin net that is much greater than weights assigned to other nets in the integrated circuit layout. The computer program then places the circuit entity in the region of the other pin in accordance with the high weight assigned to the faked net.
REFERENCES:
patent: 4562453 (1985-12-01), Noguchi
patent: 4611236 (1986-09-01), Sato
patent: 4661815 (1987-04-01), Takayama et al.
patent: 4791474 (1988-12-01), Sugiura et al.
patent: 4999698 (1991-03-01), Okuno et al.
patent: 5140402 (1992-08-01), Murakata
patent: 5231590 (1993-07-01), Kumar et al.
Wong and Liu, "A New Algorithm for Floorplan Design" Dept. of Computer Science, Univ. of Illinois (1986) Paper 7.1 pp. 101-107.
Hartoog, "Analysis of Placement of Procedures for FLSI Standard Cell Layout" 23rd Design Automation Conference (1986) Paper 16.4 pp. 314-319.
LaPotin and Director, "Mason: A Global Floor-Planning Tool" IEEE (1985) pp. 143-145.
Sechen, "Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing" IEEE Design Automation Conference Paper 5.4 pp. 73-80; (1988).
Jackson and Kuh, "Performance-Driven Placement of Cell Based IC's" IEEE Design Automation Conference Paper 24.2 pp. 370-375 (1989).
Brasen Daniel R.
Hui Siu-Tong
Chaudhuri Olik
Tsai H. Jey
VLSI Technology Inc.
LandOfFree
Preplacement method for weighted net placement integrated circui does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Preplacement method for weighted net placement integrated circui, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Preplacement method for weighted net placement integrated circui will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2114936