Prepaging during PCI master initiated wait cycles

Details Prepaging during PCI master initiated wait cycles Prepaging during PCI master initiated wait cycles

1996-09-26

1997-07-15

Harvey, Jack B.

395305, 395308, G06F 1200

Patent

active

056491611

ABSTRACT:
A system is disclosed for optimizing data transfer times between an external Master device and main memory. The system includes an integrated processor with a PCI bridge for orchestrating data transfers with the PCI Master over the PCI bus, and a memory controller for controlling access to the main memory. During burst cycles of the PCI Master, the PCI bridge expedites data transfers by providing the memory address to the memory controller early during periods when the PCI Master is slow in transmitting or receiving data. When the PCI Master is unable to respond in a timely fashion, and while the PCI bridge is in control of the local bus, the PCI bridge asserts a MEMWAIT signal to the memory controller to indicate the need to throttle down a data transfer. At substantially the same time, the PCI bridge supplies the memory controller with the next memory address to enable the memory controller to open the appropriate page (and/or precharge the last page) in the memory to expedite subsequent data transfers by asserting (and/or deactivating) the proper row address strobe (RAS) lines. When MEMWAIT is deasserted by the PCI bridge, the memory controller immediately responds by asserting the column address strobe to drive in or drive out the data. As a result of opening the page in memory early, the system potentially saves the RAS access time (t.sub.RAC) and the RAS precharge time (t.sub.RP) in the data transfer.

REFERENCES:
patent: 4462073 (1984-07-01), Grondalski
patent: 4918645 (1990-04-01), Lagoy, Jr.
patent: 4937791 (1990-06-01), Steele et al.
patent: 5335336 (1994-08-01), Kametani
patent: 5353423 (1994-10-01), Hamid et al.
patent: 5379384 (1995-01-01), Solomon
patent: 5392407 (1995-02-01), Heil et al.
patent: 5396602 (1995-03-01), Amini et al.
IBM Technical Disclosure Bulletin, Bus Controller Synchronization, vol. 32, No. 6B, Nov. 1989, pp. 452-453.
Dartford, Kent, GB, Technology Graphics, Graphics demand new personal computer bus, May 26, 1993, No. 5, pp. 18-20.

Affiliated with

Also associated with

Rating

Prepaging during PCI master initiated wait cycles does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Prepaging during PCI master initiated wait cycles, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prepaging during PCI master initiated wait cycles will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1499695