Computer graphics processing and selective visual display system – Computer graphics processing – Three-dimension
Reexamination Certificate
2007-06-20
2011-12-20
Wu, Xiao M. (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics processing
Three-dimension
C345S501000, C345S530000, C345S543000, C345S581000, C712S030000, C707S752000, C707S753000
Reexamination Certificate
active
08081181
ABSTRACT:
The architecture implements A-buffer in hardware by extending hardware to efficiently store a variable amount of data for each pixel. In operation, a prepass is performed to generate the counts of the fragments per pixel in a count buffer, followed by a prefix sum pass on the generated count buffer to calculate locations in a fragment buffer in which to store all the fragments linearly. An index is generated for a given pixel in the prefix sum pass and stored in a location buffer. Access to the pixel fragments is then accomplished using the index. Linear storage of the data allows for a fast rendering pass that stores all the fragments to a memory buffer without needing to look at the contents of the fragments. This is then followed by a resolve pass on the fragment buffer to generate the final image.
REFERENCES:
patent: 5471567 (1995-11-01), Soderberg et al.
patent: 5799300 (1998-08-01), Agrawal et al.
patent: 5872902 (1999-02-01), Kuchkuda et al.
patent: 6185438 (2001-02-01), Fox
patent: 6515661 (2003-02-01), Dawson
patent: 6567099 (2003-05-01), Dawson
patent: 6577307 (2003-06-01), Hsiao et al.
patent: 6661424 (2003-12-01), Alcorn et al.
patent: 6690384 (2004-02-01), Chiu et al.
patent: 6750869 (2004-06-01), Dawson
patent: 6999100 (2006-02-01), Leather et al.
patent: 7034846 (2006-04-01), Dawson
patent: 7725518 (2010-05-01), Le Grand
patent: 2004/0080512 (2004-04-01), McCormack et al.
patent: 2005/0068326 (2005-03-01), Nakahashi et al.
patent: 2005/0162441 (2005-07-01), Dawson
patent: 2007/0120858 (2007-05-01), Meinds
patent: 2007/0130140 (2007-06-01), Cytron et al.
patent: 2009/0125907 (2009-05-01), Wen et al.
Belloch, Guy E., “Prefix Sums and Their Applications”, Carnegie Mellon University, 1990.
Harris, Mark, “Parallel Prefix Sum (Scan) with CUDA”, Apr. 2007.
Winner, et al., “Hardware anti-aliasing”, retrieved at <<http://www.computerweekly.com/Articles/1999/08/19/178923/Hardware+anti-aliasing . . . .htm>>, Aug. 19, 1999, Stephanie Winner, Mike Kelley, Brent Pease, Bill Rivard, and Alex Yen, Apple Computer, 3Dfx, SGI, 1998, pp. 1-4.
Winner, et al., “Hardware Accelerated Rendering of Antialiasing Using a Modified A-buffer Algorithm”, ACM, 1997, pp. 10.
Haeberli, et al., “The Accumulation Buffer: Hardware Support for High-Quality Rendering”, Silicon Graphics Computer Systems, vol. 24, No. 4, Aug. 6-10, ACM, 1990, pp. 309-318.
Jouppi, et al., “Z3: An Economical Hardware Technique for High-Quality Antialiasing and Transparency”, ACM, 1999, pp. 10.
Carpenter, The A-buffer, an Antialiased Hidden Surface Method, Computer Graphics, vol. 18, No. 3, Jul. 1984.
Hoang Phi
Microsoft Corporation
Wu Xiao M.
LandOfFree
Prefix sum pass to linearize A-buffer storage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Prefix sum pass to linearize A-buffer storage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prefix sum pass to linearize A-buffer storage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4262788