Patent
1995-07-27
1997-12-02
Chan, Eddie P.
395464, 39542111, 3954211, G06F 1208
Patent
active
056945680
ABSTRACT:
A computer processor which speculatively issues prefetch addresses for indirect as well as linear memory traversals after entering an armed state. A particular embodiment of the invention includes a central processing unit connected to an external memory through an interface. A cache memory, preferably integrated onto a processor chip with the central processing unit, is connected to both the central processing unit and the interface. A prefetch device is also preferably integrated onto the chip and selectively issues prefetch addresses after entering an armed state induced by recognized patterns in memory operand addresses of load instructions executed by the central processing unit. The prefetch device includes a recurrence recognition unit and a prefetch unit. When either the linear or indirect armed states are entered, the recurrence recognition unit will direct the prefetch unit to issue prefetch addresses according to a calculated linear or indirect stride. Linear memory traversals may be predicted according to the linear stride, while indirect memory traversals may be predicted according to the indirect stride.
REFERENCES:
patent: 4807110 (1989-02-01), Pomerene et al.
patent: 4918600 (1990-04-01), Harper, III et al.
patent: 5146570 (1992-09-01), Hester et al.
patent: 5237666 (1993-08-01), Suzuki et al.
patent: 5247645 (1993-09-01), Mirza et al.
patent: 5276826 (1994-01-01), Rau et al.
patent: 5278963 (1994-01-01), Hattersley et al.
patent: 5285527 (1994-02-01), Crick et al.
patent: 5287487 (1994-02-01), Priem et al.
patent: 5291582 (1994-03-01), Drako et al.
patent: 5305389 (1994-04-01), Palmer
patent: 5313634 (1994-05-01), Eickemeyer
patent: 5317718 (1994-05-01), Jouppi
patent: 5323489 (1994-06-01), Bird
patent: 5333291 (1994-07-01), Grunbok et al.
patent: 5357618 (1994-10-01), Mirza et al.
patent: 5361391 (1994-11-01), Westberg
patent: 5367656 (1994-11-01), Ryan
patent: 5371870 (1994-12-01), Goodwin et al.
patent: 5390318 (1995-02-01), Ramakrishnan et al.
patent: 5522053 (1996-05-01), Yoshida et al.
patent: 5537573 (1996-07-01), Ware et al.
Harrison, III Williams Ludwell
Mehrotra Sharad
Board of Trustees of the University of Illinois
Chan Eddie P.
Portka Gary J.
LandOfFree
Prefetch system applicable to complex memory access schemes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Prefetch system applicable to complex memory access schemes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prefetch system applicable to complex memory access schemes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-809366