Prefetch buffer

Details Prefetch buffer Prefetch buffer

2005-04-19

2005-04-19

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Addressing

Multiplexing

C365S189020, C365S189050

Reexamination Certificate

active

06882589

ABSTRACT:
A computer system comprising a plurality of data processing elements connected through a shared communication bus to a memory so that for a given computer cycle at least one of the elements assumes control of the bus for accessing address in memory. The computer system having memory access circuitry connected between the data processing elements and memory which has first and second buffer units for storing prefetched bursts of data from the memory. The buffer circuit also having control logic for prefetching data in sequential bursts from the memory and storing the prefetched burst in the first or second buffer units and the control logic monitors the buffer units and the address to be accessed in memory to determine in which buffer the next fetched burst should be stored.

REFERENCES:
patent: 4742451 (1988-05-01), Bruckert et al.
patent: 5522050 (1996-05-01), Amini et al.
patent: 6237079 (2001-05-01), Stoney
patent: 2 193 356 (1988-02-01), None
patent: WO 9408296 (1994-04-01), None
European Search Report from European Patent Application 02253819.3, filed May 30, 2002.

Affiliated with

Also associated with

Rating

Prefetch buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Prefetch buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prefetch buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3424039