Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2011-08-30
2011-08-30
Jeanglaude, Jean B (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S155000, C341S118000, C341S119000, C341S120000
Reexamination Certificate
active
08009072
ABSTRACT:
Predictive Analog-to-Digital Converter system in one embodiment includes a sampling section producing a sampled analog input signal with a first summer section combining the sampled analog input signal and an analog prediction signal to produce an analog prediction error signal. There is at least one error analog-to-digital convertor digitizing the analog prediction error signal, wherein a digital error signal output from the error analog-to-digital convertor is one of a full bitwidth error signal during an over-range condition else a lower bitwidth error signal. A second summer is coupled to the digital error signal output and a digital prediction signal, and generates a full bitwidth digital output signal. A feedback section is coupled to the digital output signal and providing the digital prediction signal and the analog prediction signal.
REFERENCES:
patent: 4017849 (1977-04-01), Tewksbury
patent: 4133006 (1979-01-01), Iinuma
patent: 4317208 (1982-02-01), Araseki et al.
patent: 4849758 (1989-07-01), Rosebrock
patent: 4972189 (1990-11-01), Polito et al.
patent: 4999627 (1991-03-01), Agazzi
patent: 5187481 (1993-02-01), Hiller
patent: 5206647 (1993-04-01), Stone
patent: 5266952 (1993-11-01), Stone et al.
patent: 6100834 (2000-08-01), Lewyn
patent: 6229469 (2001-05-01), Gaudet
patent: 6590513 (2003-07-01), Stetson et al.
patent: 6891488 (2005-05-01), McDaniel et al.
patent: 7187237 (2007-03-01), Diorio et al.
patent: 7199738 (2007-04-01), Han et al.
patent: 7280063 (2007-10-01), Ozalevli et al.
patent: 2004/0233091 (2004-11-01), Clement et al.
patent: 2006/0158365 (2006-07-01), Kernahan et al.
Hyde et al., “A Floating-Gate Trimmed, 14-Bit, 250 Ms/s Digital-to-Analog Converter in Standard 0.25urn CMOS”, 2002 Symposium on VLSI Circuits Digest of Technical Papers, pp. 328-331, 2002.
Blomme et al., Scalable Floating Gate Flash Memory Cell With Engineered Tunnel Dielectric and High-K (AI2O3) Interpoly Dielectric, IEEE, 2 pages, 2006.
Srinivasan et al., “A Compact Programmable CMOS Reference With +/− 40uV Accuracy”, IEEE 2006 Custom Intergrated Circuits Converence (CICC), pp. 611-614, Oct. 2006.
Daft et al., “A Matrix Transducer Design With Improved Image Quality and Acquisition Rate”, 2007 IEEE Ultrasonics Symposium, pp. 411-415, 2007.
Cyganski et al., “Optimum Design, Performance Evaluation, and Inherent Limitations of DPCM Encoders”, IEEE Transactions on Circuits and Systems, vol. CAS-25, No. 7, pp. 448-460, Jul. 1978.
Echoescan Predictive ADC, obtained from the URL http://www.echoescan—com/Predictor.htm on Nov. 22, 2009, 1 page.
Samplify SAM1600 Family, obtained from the URL http://www.echoescan.com/Predictor.htm on Nov. 22, 2009.
Boe et al., “Predictive Analog to Digital Conversion of Doppler Ultrasound Signals”, IEEE Transactions on Biomedical Engineering, vol. 42, No. 3, pp. 260-268, Mar. 1995.
Rao Naresh Kesavan
Rigby Kenneth Wayne
Sundaresan Krishnakumar
Wodnicki Robert Gideon
Asmus Scott J.
General Electric Company
Jeanglaude Jean B
LandOfFree
Predictive analog-to-digital converter and methods thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Predictive analog-to-digital converter and methods thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Predictive analog-to-digital converter and methods thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2794854