Predicated execution of instructions in processors

Details Predicated execution of instructions in processors Predicated execution of instructions in processors

2005-09-13

2005-09-13

Khatri, Anil (Department: 2124)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S149000, C712S221000

Reexamination Certificate

active

06944853

ABSTRACT:
A processor includes a series of predicate registers135.Each predicate register is switchable between at least respective first and second states and each is assignable to one or more predicated-execution instructions. A control information holding unit131holds items of control information which correspond respectively to the predicate registers. An operating unit133is provided for each one of the predicate registers and receives items of control information Liand Li+1and items of state information Pi, Pi−1. Each operating unit is operable to perform a selected state determining operation in which the state of its own predicate register is determined in dependence upon the received items. The operating units operate in parallel with one another to perform respective such state determining operations. The state determining operations can be used to bring about state changes required in prologue, kernel and epilogue stages of a software-pipelined loop.

REFERENCES:
patent: 5748936 (1998-05-01), Karp et al.
patent: 5826070 (1998-10-01), Olson et al.
patent: 5859999 (1999-01-01), Morris et al.
patent: 5958048 (1999-09-01), Babaian et al.
patent: 6286135 (2001-09-01), Santhanam
patent: 6301705 (2001-10-01), Doshi et al.
patent: 6338137 (2002-01-01), Shiell et al.
patent: 6505345 (2003-01-01), Chen et al.
patent: 6598155 (2003-07-01), Ganapathy et al.
patent: 6637026 (2003-10-01), Chen
patent: 6658471 (2003-12-01), Berry et al.
patent: 6721875 (2004-04-01), McCormick et al.
patent: 6772106 (2004-08-01), Mahlke et al.
patent: WO 94/16384 (1994-07-01), None
patent: WO 95/27247 (1995-10-01), None
Eichenberger et al., Register alloaction for predicated code, IEEE, pp 180-191, 1995.
Gillies et al, Global Predicate analysis and its application to register allocation, IEEE, pp 114-125, 1996.
Jacome et al, Clustered VLIW architecture with predicted switching, ACM DAC, pp 696-701, Jun., 2001

Affiliated with

Also associated with

Rating

Predicated execution of instructions in processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Predicated execution of instructions in processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Predicated execution of instructions in processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3436304