Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2000-09-29
2002-04-16
Ton, My-Trang Nu (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S276000
Reexamination Certificate
active
06373312
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to an apparatus and method for providing delayed clock edges with new delay values every clock period for use in loading delay data.
BACKGROUND OF THE INVENTION
Timing on the fly (TOF) solutions have used delay update schemes that feature the following. One feature involves initiating output enable in a system clock domain. This feature allows for simple communication between a core integrated circuit (IC) and a corresponding delay line control section, where new delay data is loaded into delay lines on the “off-edge” of the input to the delay lines. Although a workable solution, important processing time is consumed for the “off edge” to arrive to allow the new data to be loaded.
In conventional TOF systems, no provisions exist for “blanking out” transients caused by reprogramming the delay lines. The use of the restrictive core clock domain control identified above, severely restricts the use of techniques to blank reprogramming transients when delay values are changed every input clock cycle.
TOF systems have also featured using twice the number of delay lines so that one delay line is used every other cycle. This methodology allows one delay line to be operational while the other is being reprogrammed. However, it requires additional delay lines, which increases the TOF complexity and IC chip space.
Accordingly, a need exists for improvements in providing delayed clock edges for use in loading delay data.
SUMMARY OF THE INVENTION
A circuit consistent with the present invention provides split fine and coarse delay control of delay lines for use in loading delay data. It includes a fine delay, controlled by a fine delay line, receiving a clock signal and outputting a fine delay signal. A coarse delay, controlled by a coarse delay line, receives the fine delay signal and outputs a coarse delay signal. Gating logic receives the coarse delay signal and outputs a gated delay signal for loading delay data.
A polarity blanking delay circuit consistent with the present invention provides for blanking transients for use in loading delay data. It includes a delay, controlled by a delay line, receiving a clock signal and outputting a first delay signal. A latch, clocked by the first delay signal, receives a particular input signal and outputs a second delay signal. A blanking circuit receives the clock signal and a control signal, and it outputs a blanking signal to a control input of the latch for use in blanking transients in the first delay signal.
A circuit consistent with the present invention provides adjustable blanking of transients for use during loading of delay data. It includes a fine delay receiving a clock signal and outputting a fine delay signal. A coarse delay, controlled by a coarse delay line, receives the fine delay signal and outputs a coarse delay signal. A latch, clocked by the coarse delay signal, receives a particular input signal and outputs a delayed clock signal. A blanking generator receives a control signal and outputs an adjustable blanking signal to a control terminal of the latch for use in blanking transients in the delayed clock signal.
REFERENCES:
patent: 4657406 (1987-04-01), Yaeda
patent: 5148175 (1992-09-01), Woolfolk
patent: 5457719 (1995-10-01), Guo et al.
patent: 5488325 (1996-01-01), Sato et al.
patent: 5532633 (1996-07-01), Kawai
patent: 5554946 (1996-09-01), Curran et al.
patent: 5589788 (1996-12-01), Goto
patent: 5619148 (1997-04-01), Guo
patent: 5654988 (1997-08-01), Heyward et al.
patent: 5690114 (1997-11-01), Chiang et al.
patent: 5719516 (1998-02-01), Sharpe-Geisler
patent: 5760609 (1998-06-01), Sharpe-Geisler
patent: 5999023 (1999-12-01), Kim
patent: 6072348 (2000-06-01), New et al.
patent: 6223313 (2001-04-01), How et al.
Bailey Randy L.
Barnes Robert K.
LandOfFree
Precision, high speed delay system for providing delayed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Precision, high speed delay system for providing delayed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Precision, high speed delay system for providing delayed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2854909