Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-08-30
1992-10-20
Callahan, Timothy P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307262, 307603, 328 55, 331 1A, H03K 513, H03K 522
Patent
active
051573423
ABSTRACT:
A digital PLL circuit has a serial shift register receiving input pulses and producing time-delayed output pulses, a clock generator applying clock pulses to the shift register to drive it and set the phase shift of the output pulses, and a digitally-controlled potentiometer connected in series with the clock generator and being adjustable to change its resistance in increments in order to adjust the resistance of the clock generator and thereby set the frequency of the clock pulses applied to the shift register and the time delay produced by the shift register. A feedback control arrangement receives the same digital input pulses as received by the shift register and detects the periods of the input pulses by counting to produce control pulses proportional to the detected periods. A ROM unit stores a look-up table of values representing an array of different counts of increments by which the potentiometer resistance can be adjusted. The ROM unit can be accessed by input signals identifying different addresses thereof. The input signals are composed of the control pulses and other external pulses defining different desired phase shifts of the output pulses. The ROM unit produces output signals that are used to adjust the resistance of the potentiometer by the counts of increments stored at the accessed addresses and thereby set the desired frequency of the clock pulses and the phase shift of the output pulses.
REFERENCES:
patent: 4182994 (1980-01-01), Aschwanden
patent: 4795985 (1989-06-01), Gailbreath, Jr.
patent: 4820993 (1989-04-01), Cohen et al.
patent: 4845685 (1989-07-01), Wechsler et al.
patent: 4847870 (1989-07-01), Butcher
William C. Lindsey, A Survey of Digital Phase-Locked Loops, "Proceedings of he IEEE", vol. 69, No. 4, Apr., 1981, pp. 410-431.
Atwood Kenneth L.
Pae Peter K.
Callahan Timothy P.
Forrest, Jr. John L.
Gilbert Harvey A.
Sliwka Melvin J.
The United States of America as represented by the Secretary of
LandOfFree
Precision digital phase lock loop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Precision digital phase lock loop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Precision digital phase lock loop circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-194754