Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-01-10
2006-01-10
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S153000, C327S158000, C327S162000
Reexamination Certificate
active
06985016
ABSTRACT:
A closed loop delay line system (700) includes a phase lock loop that provides a phase lock output signal (715). A delay line (702) includes a clock input, a delay line output, and a delay line bias input. A bias signal provided to the delay line bias input (727) adjusts the speed of the delay line (702). A phase detector (720) compares phase between a first timing signal input (704) and the delay line output (706). A bias adjust circuit (726) mixes the phase compare output signal (725) and the phase lock output signal (715) to provide a combination bias signal (727) to the delay line (702). Additionally, the relative timing position of strobe outputs (734) from the delay line (702) can be individually adjusted.
REFERENCES:
patent: 5097489 (1992-03-01), Tucci
patent: 5159205 (1992-10-01), Gorecki et al.
patent: 5432827 (1995-07-01), Mader
patent: 5463337 (1995-10-01), Leonowich
patent: 5487093 (1996-01-01), Adresen et al.
patent: 5744991 (1998-04-01), Jefferson et al.
patent: 5801566 (1998-09-01), Tanaka
patent: 5900762 (1999-05-01), Ramakrishnan
patent: 5923715 (1999-07-01), Ono
patent: 5926047 (1999-07-01), Harrison
patent: 5969552 (1999-10-01), Lee et al.
patent: 6131168 (2000-10-01), Krzyzkowski
patent: 6173432 (2001-01-01), Harrison
patent: 6208183 (2001-03-01), Li et al.
patent: 6215364 (2001-04-01), Hwang et al.
patent: 6292521 (2001-09-01), Lai et al.
patent: 6326826 (2001-12-01), Lee et al.
patent: 6342796 (2002-01-01), Jung
patent: 6346838 (2002-02-01), Hwang et al.
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6628154 (2003-09-01), Fiscus
patent: 198 40 241 (2000-03-01), None
patent: 0 342 626 (1989-11-01), None
Tanoi, S. et al. “A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using Two-Loop Architecture” IEICE Transactions on Electronics, vol. E79-C, No. 7, Jul. 1, 1996, pp. 898-904, XP000632343.
European Search Report dated Oct. 16, 2002 for European Application No. 02253738.
Chow James
Wen Kenny
Bongini Stephen C.
Jorgenson Lisa K.
Nguyen Hai L.
STMicroelectronics Inc.
Wells Kenneth B.
LandOfFree
Precision closed loop delay line for wide frequency data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Precision closed loop delay line for wide frequency data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Precision closed loop delay line for wide frequency data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3530088