Precision, analog CMOS one-shot and phase locked loop including

Details Precision, analog CMOS one-shot and phase locked loop including Precision, analog CMOS one-shot and phase locked loop including

1996-02-28

1997-12-02

Callahan, Timothy P.

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

331 34, 331 57, 331 2, 327227, 327159, 375376, H03K 3284

Patent

active

056940866

ABSTRACT:
A precision CMOS one-shot having a delay proportional to a bias voltage. The bias voltage is generated by a phase locked loop which produces a bias voltage to control a voltage controlled oscillator (VCO) where the bas voltage is proportional to a difference between a first oscillatory signal and a reference oscillatory signal. Each CMOS one-shot includes a delay section for receiving the input signal and delaying production of the output signal. A current source supplies a current proportional to the bias voltage to said delay section, and the delay introduced by the delay section is proportional to the current. A latch sets the output signal of the delay section to a predetermined level after said delay has passed. An inverter is connected to an output terminal of the delay section and inverts the output signal from the delay section to generate the output signal of the one-shot. The precision one-shots may be used in a phase locked loop. The phase locked loop includes a phase error detection enable circuit that enables detection of the phase error when edge transitions are present in the data signal. This prevents clock signal generated by the phase locked loop from drifting during periods when the dam signal lacks transition. The phase locked loop is formed from a plurality of precision CMOS one-shots. The one-shots are designed using similar geometric layout on a common silicon substrate to reduce problems associated with CMOS process variation. The bias voltage, generated by a coarse phase locked loop, is applied to all the one-shots in the device to assure accurate timing.

REFERENCES:
patent: 3241087 (1966-03-01), Gossel
patent: 4103251 (1978-07-01), Glick
patent: 4122361 (1978-10-01), Clemen et al.
patent: 4316150 (1982-02-01), Crosby
patent: 4369515 (1983-01-01), Valdes
patent: 4590602 (1986-05-01), Wolaver
patent: 4633193 (1986-12-01), Scordo
patent: 4667168 (1987-05-01), Shiomi et al.
patent: 4742313 (1988-05-01), Kawai
patent: 4800295 (1989-01-01), Minuhin et al.
patent: 4800340 (1989-01-01), Maimone et al.
patent: 4829258 (1989-05-01), Volk et al.
patent: 5012142 (1991-04-01), Sonntag
patent: 5039893 (1991-08-01), Tomisawa
patent: 5105108 (1992-04-01), Ngo
patent: 5124669 (1992-06-01), Palmer et al.
patent: 5131014 (1992-07-01), White
patent: 5134637 (1992-07-01), Beyer et al.
patent: 5159205 (1992-10-01), Gorecki et al.
patent: 5313503 (1994-05-01), Jones et al.
patent: 5345186 (1994-09-01), Lesmeister
patent: 5382921 (1995-01-01), Estrada et al.
patent: 5406592 (1995-04-01), Baumert
patent: 5418496 (1995-05-01), Ford et al.
patent: 5436938 (1995-07-01), Pigeon

Affiliated with

Also associated with

Rating

Precision, analog CMOS one-shot and phase locked loop including does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Precision, analog CMOS one-shot and phase locked loop including , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Precision, analog CMOS one-shot and phase locked loop including will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-805089