Pulse or digital communications – Transmitters – Quadrature amplitude modulation
Reexamination Certificate
2007-02-15
2010-10-19
Lugo, David B (Department: 2611)
Pulse or digital communications
Transmitters
Quadrature amplitude modulation
C375S371000
Reexamination Certificate
active
07817747
ABSTRACT:
A novel apparatus for and method of delay alignment between amplitude and phase/frequency modulation paths in a digital polar transmitter. The invention provides a fully digital delay alignment mechanism where better than nanosecond alignment is achieved by accounting for processing delays in the digital circuit modules of the transmitter and by the use of programmable delay elements spread across several clock domains. Tapped delay lines compensate for propagation and settling delays in analog elements such as the DCO, dividers, quad switch, buffers, level shifters and digital pre-power amplifier (DPA). A signal correlative mechanism is provided whereby data from the amplitude and phase/frequency modulation paths to be matched is first interpolated and then cross-correlated to achieve accuracy better than the clock domain of comparison. Within the ADPLL portion of the transmitter, precise alignment of reference and direct point injection points in the ADPLL is provded using multiple clock domains, tapped delay lines and clock adjustment circuits.
REFERENCES:
patent: 6809598 (2004-10-01), Staszewski et al.
patent: 2005/0287967 (2005-12-01), Hung et al.
patent: 2006/0033582 (2006-02-01), Staszewski et al.
patent: 2006/0038710 (2006-02-01), Staszewski et al.
patent: 2006/0246856 (2006-11-01), Udagawa et al.
R. B. Staszewski, D. Leipold, C. M. Hung, and P. T. Balsara, “A first digitally-controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications,” Proc. of 2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symp., sec. MO4B-2, pp. 81-84, Jun. 2003.
R. B. Staszewski, D. Leipold, K Muhammad, and P. T. Balsara, “Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deepsubmicrometer CMOS process,” IEEE Trans. On Circuits and Systems II, vol. 50, No. 11, pp. 815-828, Nov. 2003.
R. B. Staszewski, K. Muhammad, D. Leipold, et. al., “All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 39, iss. 12, pp. 2278-2291, Dec. 2004.
S. R. Norsworthy, D. A. Rich, and T. R. Viswanathan, “A minimal multibit digital noise shaping architecture,” Proc. of 1996 IEEE Intl. Symp. on Circuits and Systems, pp. 5-8, 1996.
T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, D. Koh, D. Ripley, F. Balteanu, and I. Gheorghe, “Quad-Band GSM/GPRS/EDGE Polar Loop Transmitter,” IEEE Journal of Solid- State Circuits, vol. 39, pp. 2179-2189, Dec. 2004.
M. R. Elliott, T. Montalvo, B. P. Jeffries, F. Murden, J. Strange, A. Hill, S. Nandipaku, and J. Harrebek, “A Polar Modulator Transmitter for SM/EDGE,” IEEE Journal of Solid-State Circuits, vol. 39, pp. 2190-2199, Dec. 2004.
P. Cruise, C. M. Hung and R. B. Staszewski et. al., “A Digital-to-RF Amplitude Converter for GSM/GPRS/EDGE in 90 nm Digital CMOS”, Radio Frequency Integrated Circuits Symposium (RFIC) 2005, pp. 21-24.
Jalan Saket
Janardhanan Jayawardan
Rezeq Sameh S.
Staszewski Robert B.
Waheed Khurram
Brady III Wade James
Lugo David B
Neerings Ronald O.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Precise delay alignment between amplitude and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Precise delay alignment between amplitude and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Precise delay alignment between amplitude and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4185493