Radiant energy – Photocells; circuits and apparatus – Photocell controlled circuit
Reexamination Certificate
2002-05-17
2004-11-16
Allen, Stephone B. (Department: 2878)
Radiant energy
Photocells; circuits and apparatus
Photocell controlled circuit
C250S2140AG
Reexamination Certificate
active
06818877
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention concerns means of pre-charging an analog bus in-between the selection periods to speed up the bus, minimize supply current in video bus driver circuit and reduce the physical size of arrayed analog driver circuitry. The invention concerns solid state imagers, and in particular is directed to an arrangement for obtaining high uniformity and improved image quality and reliability. Solid state image sensors are used in a wide variety of applications, and there has been much interest in pursuing low-cost, high-reliability image sensors. CMOS technology is well suited for imagers that are intended for portable applications, because of their need for a only a single power supply voltage, their ruggedness, and their inherent low power consumption. There has been great interest in achieving extremely high resolution also.
DESCRIPTION OF THE PRIOR ART
An active column sensor (ACS) architecture has recently been developed, as disclosed in Pace et al. U.S. Pat. No. 6,084,229, and which permits a CMOS image sensor to be constructed as a single-chip video camera with a performance equal to or better than that which may be achieved by CCD or CID imagers.
The majority of the current image sensors designs use one or more analog bus(ses) in order to sequentially scan the signals stored in a very large array. Wide-bus analog multiplexing has significant problems with highly capacitive loads and noise cross coupling from neighboring circuits. A surge in the analog current from charging and discharging the bus, can inject a significant amount of noise to the extremely sensitive pixel-site or pixel amplifier voltage storage nodes. If the arrayed analog buffer has to be able to drive the capacitive bus (even at moderate speeds) it will need a higher quiescent supply current in the output stage and that current gets multiplied by the number of arrayed elements to yield a very high undesired power consumption for the entire array.
A conventional analog bus driver design consists of a push-pull stage with a constant current source or resistor from drain voltage supply V
DD
and an N-FET stage going to ground where the gate voltage of the N-FET stage is regulated to achieve a desired output voltage. The output voltages from all the analog bus drivers in the array are sequentially selected onto the bus by a transmission gate signal in order to read out all the signals from the arrayed drivers. This construction needs to be able to source a current to be able to pull the analog video bus to voltage that is higher than the previous voltage and so that there is a quiescent current when the bus driver is not selected onto the analog bus. With any arrayed devices, a quiescent current gets multiplied by the number of elements in the array and produces an undesirable high current draw.
OBJECTS AND SUMMARY OF THE INVENTION
Accordingly, it is an object to provide a high quality output bus for a video array and at the same time to keep the quiescent current to a minimum.
It is an object to provide an bus and bus driver design that is of straightforward construction.
The Invention is straightforward: Quiescent power consumption of the arrayed circuits is reduced to an absolute minimum. A dead-band occurs between the time when any one of the transmission gates are closed and the time the next is closed (break-before-make), and in that short time the highly capacitive analog bus is pulled high by a P-FET to drain voltage V
DD
and this is achieved using a simple digital control (for instance, NOR-ing the two-phase clock used for readout). This means that the array drivers do not need to source current to the highly capacitive analog bus in order to drive it to a higher voltage. Consequently, a much lower quiescent power consumption is possible for the entire device.
According to an aspect of the invention, an analog bus for a solid state video imager, comprises a) one or more conductive channels; b) a plurality of column output amplifiers, each connected with a selected pixel of its associated column, and having a low-impedance amplifier device; c) switching means for selectively connecting outputs of the column amplifiers to said one or more conductive channels; and d) a pre-charging high-impedance pull-up amplifier periodically charging up the one or more conductive channels between connections of said switching means.
The invention will be more fully understood from the ensuing description of a preferred embodiment, when read in connection with the accompanying Drawing.
REFERENCES:
patent: 5892540 (1999-04-01), Kozlowski et al.
patent: 5898168 (1999-04-01), Gowda et al.
patent: 5900623 (1999-05-01), Tsang et al.
patent: 6084229 (2000-07-01), Pace et al.
patent: 6128039 (2000-10-01), Chen et al.
patent: 6493030 (2002-12-01), Kozlowski et al.
Allen Stephone B.
Lee Patrick J.
Molldrem, Jr. Bernhard P.
Silicon Video, Inc.
LandOfFree
Pre-charging a wide analog bus for CMOS image sensors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pre-charging a wide analog bus for CMOS image sensors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pre-charging a wide analog bus for CMOS image sensors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3356566