Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Patent
1997-01-03
1998-10-27
Leja, Ronald W.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
361 18, H02H 900
Patent
active
058285385
ABSTRACT:
A protection circuit prevents a current spike in a logic module in a field programmable gate array during power up of the gate array. The protection circuit supplies a voltage onto an internal disable input of the logic module during power up until a voltage output by a charge pump reaches a predetermined voltage. The voltage on the internal disable input turns off transistor(s) in the logic module and prevents the current spike. When the voltage output by the charge pump reaches the predetermined voltage, the protection circuit no longer supplies the voltage to the logic module's internal disable input.
REFERENCES:
patent: 4439804 (1984-03-01), Riddle et al.
patent: 5196724 (1993-03-01), Gordon et al.
patent: 5302546 (1994-04-01), Gordon et al.
patent: 5336986 (1994-08-01), Allman
patent: 5416367 (1995-05-01), Chan et al.
patent: 5424655 (1995-06-01), Chua
patent: 5495181 (1996-02-01), Kolze
patent: 5502315 (1996-03-01), Chua et al.
patent: 5544070 (1996-08-01), Cox et al.
patent: 5557136 (1996-09-01), Gordon et al.
S. Trimberger, "Field Programmable Gate Array Technology", pp. 1-14 and 98-170 (1994) no month.
S. Brown et al., "Field Programmable Gate Arrays", pp. 1-43 and 88-202 (1992) no month.
D. Pellerin and M. Holley, "Practical Design Using Programmable Logic" pp. 84-98 (1991) no month.
Advanced Micro Devices, PAL Device Data Book and Design Guide, pp. 2-236 through 2-247 (1993).
Quicklogic Data Book, pp. 1-5 through 2-11 and 6-3 through 6-18, (1995) no month.
Actel FPGA Data Book and Design Guide, pp. ix-xv, 1-5 through 1-34, 1-51 through 1-101, 1-153 through 1-222, 3-1 through 4-56 (1995) May.
Xilinx, "The Programmable Gate Array Design Book", First Edition, pp. 1-9 thru 2-73 (1986) no month.
Apland James M.
Chan Andrew K.
Leja Ronald W.
QuickLogic Corporation
Wallace T. Lester
LandOfFree
Power-up circuit for field programmable gate arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power-up circuit for field programmable gate arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power-up circuit for field programmable gate arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1618584