Electricity: power supply or regulation systems – Output level responsive – Using a three or more terminal semiconductive device as the...
Patent
1998-06-18
1999-10-05
Berhane, Adolf Daneke
Electricity: power supply or regulation systems
Output level responsive
Using a three or more terminal semiconductive device as the...
361 93, G05F 140, H03K 1712
Patent
active
059630230
ABSTRACT:
An integrated circuit chip configuration, e.g., a microprocessor, includes feedback control circuitry defined thereon to control mid-frequency components of current demand of the integrated circuit chip and thereby regulate power supply voltage to within design tolerances of the integrated circuit chip. Such mid-frequency components can be generated by directed changes in operating frequency of the integrated circuit chip or by cyclic or episodic variations in circuit activity, e.g., instruction sequence dependent variations. When generated, such mid-frequency components can excite mid-frequency resonances in a power distribution system and generate power supply voltage disturbances. In some configurations, the integrated circuit chip includes current dump circuitry defining a controlled impedance path between first and second power supply voltage terminals of the integrated circuit chip. The controlled impedance path allows the feedback control circuitry to actuate a variable current draw so as to reduce mid-frequency components of overall current demand of the integrated circuit chip and thereby regulate power supply voltage disturbances. In other configurations, the feedback control circuitry is coupled to on-chip clock circuits, e.g., a phase-locked loop (PLL), to actuate variations in a clock signal supplied to the integrated circuit chip and thereby regulate power supply voltage disturbances.
REFERENCES:
patent: 3880493 (1975-04-01), Lockhart, Jr.
patent: 4275313 (1981-06-01), Boll et al.
patent: 4322778 (1982-03-01), Barbour et al.
patent: 4347447 (1982-08-01), Proebsting
patent: 4543494 (1985-09-01), Wakimoto
patent: 4612457 (1986-09-01), Prater
patent: 4612497 (1986-09-01), Ulmer
patent: 4636918 (1987-01-01), Jodoin
patent: 4701643 (1987-10-01), Laude et al.
patent: 4709171 (1987-11-01), Main
patent: 4754366 (1988-06-01), Hernandez
patent: 4782252 (1988-11-01), Levy et al.
patent: 4906866 (1990-03-01), Alexander et al.
patent: 4982311 (1991-01-01), Dehaine et al.
patent: 4994936 (1991-02-01), Hernandez
patent: 5034850 (1991-07-01), Hernandez
patent: 5258575 (1993-11-01), Beppu et al.
patent: 5377079 (1994-12-01), Morita et al.
patent: 5386336 (1995-01-01), Kim et al.
patent: 5475565 (1995-12-01), Bhattacharyya et al.
patent: 5557502 (1996-09-01), Banerjee et al.
patent: 5625221 (1997-04-01), Kim et al.
patent: 5856920 (1999-01-01), Buda et al.
Johnson, Randy et al., "A Feasibility Study of Ball Grid Array Packaging", NEPCON Conference, Jun. 14-17, 1993, pp. 413-422.
Lau, John H., "Ball Grid Array Technology", McGraw-Hill, Inc., New York, 1995, pp. 30, 48, 146-152, 208-219, 280-282, and 369-376.
Yip, Wai-Yeung and Tsai, Chi-Taou, "Electrical Performance of a Overmolded Pad Array Carrier (OMPAC)", Proceedings of the 1993 International Electronics Packaging Conference, vol. Two, Sep. 12-15, 1993, pp. 731-739.
Herrell, Dennis and Becker, Ben, "Power system design for high performance PC microprocessors", IEEE International Workshop on Chip-Package Codesign CPD '98, ETH Zurich, Switzerland, Mar. 24-26, 1998, pp. 46-47.
Dolbear Thomas P.
Herrell Dennis James
Advanced Micro Devices , Inc.
Berhane Adolf Daneke
LandOfFree
Power surge management for high performance integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power surge management for high performance integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power surge management for high performance integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1175536