Pulse or digital communications – Repeaters – Testing
Patent
1981-02-04
1984-04-10
Larkins, William D.
Pulse or digital communications
Repeaters
Testing
307304, 357 42, 357 84, H01L 2704, H01L 2978, H04L 300
Patent
active
044425295
ABSTRACT:
In a conventional CMOS integrated circuit such as a switched capacitor filter, power supply noise signals are coupled from the substrate to high impedance nodes via various parasitic capacitances. To minimize these noise signals and thereby improve the power supply rejection ratio of the circuit, only N-channel transistors are coupled to the nodes. Additionally, the P-tubs of these transistors are connected to an on-chip regulated power supply. Moreover, for certain metallic runners and capacitors of the circuit that are connected to the specified nodes and parasitically coupled to the substrate, grounded P-tubs are formed directly under the runners and capacitors.
REFERENCES:
patent: 3373323 (1968-03-01), Wolfrum et al.
patent: 4006491 (1977-02-01), Alaspa et al.
patent: 4314268 (1982-02-01), Yoshioka et al.
RCA COS/MOS Digital Integrated Circuits, Databook #SSD-203, (RCA, Somerville, NJ, 1972) pp. 13, 45, 83; CD4000, 4012, 4019.
Hodges et al., IEEE J. of Solid State Circuits, vol. SC 13, No. 3, Jun. 1978, pp. 285-294.
McCreary, IEEE J. of Solid State Circuits, vol. SC 10 No. 6, Dec. 1975, pp. 371-379.
Electronic Design, Jun. 7, 1980, pp. 109-123.
Ahuja Bhupendra K.
Dwarakanath Mirmira R.
AT&T Bell Telephone Laboratories, Incorporated
Canepa Lucian C.
Larkins William D.
LandOfFree
Power supply rejection characteristics of CMOS circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power supply rejection characteristics of CMOS circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power supply rejection characteristics of CMOS circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-896935