Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Pcb – mcm design
Reexamination Certificate
2011-07-05
2011-07-05
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Pcb, mcm design
C716S115000, C716S120000, C716S127000
Reexamination Certificate
active
07975253
ABSTRACT:
An object is to simplify a power supply noise analysis model of a circuit board. CAD data of the circuit board is obtained from a CAD apparatus, and overlapping power supply islands among power supply islands existing in different layers of the circuit board are extracted as a power supply pair. Nodes are arranged in the extracted power supply pair, and the nodes of the power supply pair are projected on the power supply islands to which the power supply pair belongs. A mesh region which encloses each node is determined for each power supply island, and impedance (L, R, C) between nodes is calculated. Then, a power supply noise analysis model is created based on the impedance between nodes in each layer, and a capacitance between layers.
REFERENCES:
patent: 6557154 (2003-04-01), Harada et al.
patent: 7231618 (2007-06-01), Huang et al.
patent: 2004/0225487 (2004-11-01), Iwakura et al.
patent: 2004-234618 (2004-08-01), None
patent: 2004-334654 (2004-11-01), None
Chida Hitoshi
Fujimori Shogo
Hirai Tendou
Iwakura Yoshiyuki
Kanei Kazuyoshi
Fujitsu Limited
Fujitsu Patent Center
Garbowski Leigh Marie
LandOfFree
Power supply noise analysis model generating method and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power supply noise analysis model generating method and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power supply noise analysis model generating method and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2720313