Power sequence protection for a level shifter

Electricity: electrical systems and devices – Safety and protection of systems and devices – With specific voltage responsive fault sensor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C361S090000

Reexamination Certificate

active

06785107

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates generally to electronic circuits having multiple power supplies. More specifically, but without limitation thereto, the present invention relates to a method of placing a level shifter in a known state if the output voltage supply is powered on when the input voltage supply is not powered on.
In electronic circuit design, a level shifter is often used to convert a digital signal from a voltage level that switches between an input voltage and ground to another voltage level that switches between an output voltage and ground. For example, the input voltage may be 5 volts, and the output voltage may be 15 volts.
A problem arises when the input voltage supply that powers the circuit generating the digital signal is not powered on when the output voltage supply that powers the circuit receiving the level shifted digital signal is powered on. In this situation, the state of the level shifter is indeterminate, and may result in potentially damaging currents if the end user of the digital signal does not provide protection for powering up the voltage supplies out of sequence.
SUMMARY OF THE INVENTION
The present invention advantageously addresses the problems above as well as other problems by providing a method of placing a level shifter in a pre-selected state if the output voltage supply is powered on when the input voltage supply is not powered on.
In one embodiment of the present invention, a method of power sequence protection for a level shifter includes the steps of placing the level shifter in a pre-selected state if an output voltage supply is powered on when an input voltage supply is not powered on; and releasing the level shifter from the pre-selected state when the input voltage supply is powered on.
In another embodiment of the present invention, a power sequence protection circuit includes a latch electrically coupled to an input voltage supply and an output voltage supply and a switch electrically coupled to the latch wherein the switch has a first state for holding the level shifter in a pre-selected state if the output voltage supply is powered on when the input voltage supply is not powered on and a second state for releasing the level shifter from the pre-selected state to follow transitions of an input signal when the input voltage supply is powered on.


REFERENCES:
patent: 4656373 (1987-04-01), Plus
patent: 5669684 (1997-09-01), Agan
patent: 5963061 (1999-10-01), Briner
patent: 6002290 (1999-12-01), Avery et al.
patent: 6043698 (2000-03-01), Hill
patent: 6118323 (2000-09-01), Chaine et al.
patent: 6191616 (2001-02-01), Merritt et al.
patent: 6201428 (2001-03-01), Clark
patent: 6222384 (2001-04-01), Kim
patent: 6320414 (2001-11-01), Annema et al.
patent: 6351173 (2002-02-01), Ovens et al.
patent: 6384631 (2002-05-01), Wert et al.
patent: 6507226 (2003-01-01), Swonger et al.
patent: 6545521 (2003-04-01), Dale et al.
patent: 2002/0083352 (2002-06-01), Fujimoto et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Power sequence protection for a level shifter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power sequence protection for a level shifter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power sequence protection for a level shifter will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3307851

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.