Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1988-10-11
1990-01-16
James, Andrew J.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307465, 307469, 307473, 364716, 36518907, H03K 19096, H03K 19003, H03K 17687, H03K 3013
Patent
active
048945587
ABSTRACT:
The present invention incorporates a control mechanism in an input buffer for a gate array so that the input buffer may be directly enabled or disabled by a control signal. Hence, no power will be wasted by the unnecessary operation of gates internal to the input buffer or subsequent stages. The method of control is to couple a common control signal to one input port of each of a plurality of two-input AND gates and couple an incoming data signal to the other input port of each of the two-input AND gates. The AND gates function as input buffers and the outputs of the AND gates are applied to the subsequent stage (e.g., a gate array). Thus, a LOW control signal disables the AND gate input buffers and subsequent stages coupled to the outputs of the AND gates, regardless of whether the incoming data signals are of a HIGH or LOW state.
REFERENCES:
patent: 4511812 (1985-04-01), Satake
patent: 4697105 (1987-09-01), Moy
patent: 4764691 (1988-08-01), Jochem
patent: 4791603 (1988-12-01), Henry
patent: 4825098 (1989-04-01), Aoyama
patent: 4839539 (1989-06-01), Takata et al.
Conkle Cecil
Shoji Masahiko
Takagi Noriaki
Bertelson David R.
James Andrew J.
NEC Corporation
NEC Electronics Inc.
LandOfFree
Power saving input buffer for use with a gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power saving input buffer for use with a gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power saving input buffer for use with a gate array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1336508