Power reduction technique for current mode digital-to-analog con

Details Power reduction technique for current mode digital-to-analog con Power reduction technique for current mode digital-to-analog con

1995-08-31

1997-06-03

Hoff, Marc S.

Coded data generation or conversion

Analog to or from digital conversion

With particular solid state devices

341136, 327544, H03M 166

Patent

active

056359357

ABSTRACT:
A video DAC for driving video displays with reduced power dissipation is presented. This is accomplished using a dual driver circuit connected to a current mirror, the dual driver comprising a strong driver and a weak driver. The dual driver permits switching current between the video load and a dummy load. The current to the dummy load is disabled during periods when the video signal remains steady for a predetermined period of time. The dual driver, using the weak driver, disables the current to the dummy load during video blanking and synchronization periods. This scheme substantially reduces the power dissipation in the DAC.

REFERENCES:
patent: 4868904 (1989-09-01), Gravrok et al.
patent: 5021684 (1991-06-01), Ahuja et al.
patent: 5481178 (1996-01-01), Wilcox et al.
patent: 5489902 (1996-02-01), Shyu et al.

Affiliated with

Also associated with

Rating

Power reduction technique for current mode digital-to-analog con does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power reduction technique for current mode digital-to-analog con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power reduction technique for current mode digital-to-analog con will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-394604