Power reduction in switch architectures

Details Power reduction in switch architectures Power reduction in switch architectures

2005-04-21

2009-10-20

Duong, Frank (Department: 2416)

Multiplex communications

Data flow congestion prevention or control

Control of data admission to the network

C370S252000

Reexamination Certificate

active

07606151

ABSTRACT:
A method according to one embodiment may include receiving, by an integrated circuit of a switch, a plurality of packets, monitoring a rate of the plurality of packets received at the integrated circuit, and adjusting a power consumption of at least a part of the integrated circuit in response to the rate of the plurality of packets received at the integrated circuit. A switch may include a plurality of ports configured to receive a plurality of packets, and an integrated circuit configured to monitor a rate of the plurality of packets received at the switch. The integrated circuit may be configured to adjust a power consumption of at least part of the switch in response to the rate of the plurality of packets received at the switch.

REFERENCES:
patent: 5940785 (1999-08-01), Georgiou et al.
patent: 7392411 (2008-06-01), Shakkarwar
patent: 2002/0120878 (2002-08-01), Lapidus
patent: 2003/0115428 (2003-06-01), Zaccarin et al.
patent: 2003/0221026 (2003-11-01), Newman
patent: 2006/111787 (2006-10-01), None
“Search Report and Written Opinion” for PCT/IB2005/001093 mailed Nov. 14, 2005, 16 pgs.
“802.3 IEEE Standard for Information Technology, Table of Contents”,Telecommunications and information exchange between systems- Local and metropolitan area networks- Specific Requirements, Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications,(Mar. 8, 2002), 11 pgs.
“The ATM Forum Technical Committee”, ATM-MPLS Network Interworking, Version 1.0, GTPP Standard #24,(Aug. 2001), 23 Pgs.
International Preliminary Report on Patentability for PCT Application No. PCT/IB2005/001093, mailed on Oct. 23, 2007, 10 Pgs.
Office Action received for EP Patent Application No. 05733989.7-1249 mailed Apr. 22, 2009; 8 pages.

Affiliated with

Also associated with

Rating

Power reduction in switch architectures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power reduction in switch architectures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power reduction in switch architectures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4141356