Electrical computers and digital processing systems: processing – Instruction issuing
Reexamination Certificate
2011-06-21
2011-06-21
Fennema, Robert (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction issuing
Reexamination Certificate
active
07966477
ABSTRACT:
A method and apparatus for power optimized replay. In one embodiment, the method includes the issuance of an instruction selected from a queue. Once issued, the instruction may be enqueued within a recirculation queue if completion of the instruction is blocked by a detected blocking condition. Once enqueued, instructions contained within the recirculation queue may be reissued once a blocking condition of an instruction within the recirculation queue is satisfied. Accordingly, a power optimized replay scheme as described herein optimizes power while retaining the advantages provided by selectively replaying of blocked instructions to improve power efficiency.
REFERENCES:
patent: 6237081 (2001-05-01), Le et al.
patent: 6385715 (2002-05-01), Merchant et al.
patent: 6629271 (2003-09-01), Lee et al.
Edirisooriya Samantha J.
Jamil Sujat
Miner David E.
Nguyen Hang
O'Bleness R. Frank
Fennema Robert
Marvell International Ltd.
LandOfFree
Power optimized replay of blocked operations in a pipilined... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power optimized replay of blocked operations in a pipilined..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power optimized replay of blocked operations in a pipilined... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2741406