Power on sequence for a flash memory device

Details Power on sequence for a flash memory device Power on sequence for a flash memory device

2008-03-11

2008-03-11

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Powering

C365S201000

Reexamination Certificate

active

11462257

ABSTRACT:
A method of performing a power on sequence for a flash memory includes applying device voltage to the flash memory and performing an error bit check on at least one memory cell in the flash memory during initial power up. The at least one memory cell in the flash memory is read only after the error bit check determines that the device voltage is stable. The data read from the at least one memory cell is loaded to an information register.

REFERENCES:
patent: 6654272 (2003-11-01), Santin et al.
patent: 6845029 (2005-01-01), Santin et al.
patent: 7234099 (2007-06-01), Gower et al.
patent: 2006/0242541 (2006-10-01), Gower et al.

Affiliated with

Also associated with

Rating

Power on sequence for a flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power on sequence for a flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power on sequence for a flash memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3915808