Power-on reset circuit

Details Power-on reset circuit Power-on reset circuit

2007-11-09

2009-08-04

Nguyen, Long (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S080000, C327S142000

Reexamination Certificate

active

07570091

ABSTRACT:
A determination unit of a power-on reset circuit of a semiconductor integrated circuit is provided that ANDs (1) a first monitoring signal output from a first monitoring unit for monitoring when a first source voltage supplied from outside the semiconductor integrated circuit reaches a predetermined level and (2) a second monitoring signal output from a second monitoring unit for monitoring when an internal source voltage reaches a predetermined level, to produce a reset signal. In the determination unit, a first PMOS is inserted in series with a second PMOS connected between the first source voltage and a node. The conducting state of the second PMOS is controlled by the second monitoring signal. The conducting state of the first PMOS is controlled by the reset signal. Thus, even when the second monitoring signal becomes unstable and the second PMOS and a first NMOS are simultaneously turned on, the first PMOS is turned off, thus causing no flow of through current.

REFERENCES:
patent: 6566919 (2003-05-01), Nguyen
patent: 2005-159996 (2005-06-01), None

Affiliated with

Also associated with

Rating

Power-on reset circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power-on reset circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power-on reset circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4055710