Power off controlling circuit and power-off controlling method

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S143000

Reexamination Certificate

active

07956678

ABSTRACT:
A power-off controlling circuit and a power-off controlling method that control power-off of an integrated circuit based on the size of leakage currents. The power-off controlling circuit includes a model circuit section that includes a model circuit made by modeling a basic circuit of an integrated circuit, a voltage comparing circuit section that compares an output voltage charged by a leakage current occurred at the model circuit and a preset reference voltage, a decision circuit section that measures an arrival time until the output voltage reaches the reference voltage from the compared result and decides a size of the leakage current from the measured result, and a power-off controlling circuit section that controls power-off of the integrated circuit on the basis of the decided size of the leakage current.

REFERENCES:
patent: 4733107 (1988-03-01), O'Shaughnessy et al.
patent: 5945852 (1999-08-01), Kosiec
patent: 6348806 (2002-02-01), Okandan et al.
patent: 6483764 (2002-11-01), Chen Hsu et al.
patent: 6714473 (2004-03-01), Fiscus
patent: 7080270 (2006-07-01), Yokozeki et al.
patent: 7272065 (2007-09-01), Lovett
patent: 7279956 (2007-10-01), Caplan et al.
patent: 7292083 (2007-11-01), Wang et al.
patent: 7659772 (2010-02-01), Nomura et al.
patent: 7719347 (2010-05-01), Sugimoto
patent: 2002/0125942 (2002-09-01), Dunnebacke et al.
patent: 2006/0170461 (2006-08-01), Bhattacharya et al.
patent: 2006/0186946 (2006-08-01), Hughes
patent: 2007/0109700 (2007-05-01), Shimogawa et al.
patent: 2000-134088 (2000-05-01), None
patent: 2002-076873 (2002-03-01), None
patent: 2008-065732 (2008-03-01), None
patent: WO 2008/081916 (2008-07-01), None
Satoshi Koyama, et al., “Design and Analysis of On-Chip Leakage Monitor Using MTCMOS Circuits,” IEICE Technical Report VLD2007-144-155, The Institute of Electronics, Information and Communication Engineers (IEICE), vol. 107, No. 507, pp. 13-18, 2008.
Satoshi Koyama, et al., “Design and Analysis of On-Chip Leakage Monitor Using MTCMOS Circuit,” The 23rdInternational Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2008), pp. 205-208, 2008.
Office Action issued in Japanese Patent Application No. 2008-218289 mailed May 29, 2009 (English translation provided).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Power off controlling circuit and power-off controlling method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power off controlling circuit and power-off controlling method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power off controlling circuit and power-off controlling method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2667104

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.