Boots – shoes – and leggings
Patent
1993-03-24
1996-12-17
Ray, Gopal C.
Boots, shoes, and leggings
364707, 3642731, 3642732, 3642733, 3642624, 364DIG1, G06F 132
Patent
active
055863329
ABSTRACT:
A clock throttling mechanism turns off certain processor components to minimize power consumption. The processor detects the issuance of certain bus cycles or the execution of certain instructions which typically cause the processor to be idle for a period of time. Control circuitry detects the existence of the instruction and/or bus cycle and shuts down the clock driving certain processor components during that idle period. The control circuitry then detects the occurrence or upcoming occurrence of an event to which the processor responds and becomes active. At detection of this event, the clock signal input to these components is then restarted such that the processor can continue normal execution.
REFERENCES:
patent: 3623017 (1971-11-01), Lowell et al.
patent: 3715729 (1973-02-01), Mercy
patent: 3736569 (1973-05-01), Bouricius et al.
patent: 3895311 (1975-07-01), Basse et al.
patent: 3919695 (1975-11-01), Gooding
patent: 3931585 (1976-01-01), Barker et al.
patent: 3936762 (1976-02-01), Cox, Jr. et al.
patent: 4077016 (1978-02-01), Sanders et al.
patent: 4095267 (1978-06-01), Morimoto
patent: 4203153 (1980-05-01), Boyd
patent: 4264863 (1981-04-01), Kojima
patent: 4293927 (1981-10-01), Hoshii
patent: 4300019 (1981-11-01), Toyomaki
patent: 4365290 (1982-12-01), Nelms et al.
patent: 4405898 (1983-09-01), Flemming
patent: 4479191 (1984-10-01), Nojima et al.
patent: 4545030 (1985-10-01), Kitchin
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4638452 (1987-01-01), Schultz et al.
patent: 4639864 (1987-01-01), Katzman et al.
patent: 4667289 (1987-05-01), Yoshida et al.
patent: 4669099 (1987-05-01), Zinn
patent: 4698748 (1987-10-01), Juzswik et al.
patent: 4758945 (1988-07-01), Remedi
patent: 4763294 (1988-08-01), Fong
patent: 4766567 (1988-08-01), Kato
patent: 4780843 (1988-10-01), Tietjen
patent: 4814591 (1989-03-01), Nara et al.
patent: 4823292 (1989-04-01), Hillion
patent: 4841440 (1989-06-01), Yonezu et al.
patent: 4881205 (1989-11-01), Aihara
patent: 4896260 (1990-01-01), Hyatt
patent: 4907183 (1990-03-01), Tanaka
patent: 4922450 (1990-05-01), Rose et al.
patent: 4935863 (1990-06-01), Calvas et al.
patent: 4979097 (1990-12-01), Triolo et al.
patent: 4980836 (1990-12-01), Carter et al.
patent: 4983966 (1991-01-01), Grone et al.
patent: 4991129 (1991-02-01), Swartz
patent: 5021679 (1991-06-01), Fairbanks et al.
patent: 5059924 (1991-10-01), JenningsCheck
patent: 5077686 (1991-12-01), Rubinstein
patent: 5083266 (1992-01-01), Watanabe
patent: 5103114 (1992-04-01), Fitch
patent: 5123107 (1992-06-01), Mensch, Jr.
patent: 5129091 (1992-07-01), Yorimoto et al.
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5151992 (1992-09-01), Nagae
patent: 5167024 (1992-11-01), Smith et al.
patent: 5175845 (1992-12-01), Little
patent: 5189647 (1993-02-01), Suzuki et al.
patent: 5220672 (1993-06-01), Nakao et al.
patent: 5239652 (1993-08-01), Seibert et al.
patent: 5249298 (1993-09-01), Bolan et al.
patent: 5251320 (1993-10-01), Kuzawinski et al.
patent: 5263028 (1993-11-01), Borgnis et al.
patent: 5319771 (1994-06-01), Takeda
patent: 5329621 (1994-07-01), Burgess et al.
patent: 5336939 (1994-08-01), Eitrheim et al.
patent: 5355501 (1994-10-01), Gross et al.
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5396635 (1995-03-01), Fung
patent: 5404546 (1995-04-01), Stewart
patent: 5428754 (1995-06-01), Baldwin
patent: 5461652 (1995-10-01), Hongo
Slater, Michael. "MIPS previews 64-bit R4000 architecture", Microprocessor Report, vol.: v5, Issue: n2, p. 1(6), Feb. 6, 1991.
Case, Brian. "R4000 extends R3000 architecture with 64-bit capabilites", Microprocessor Report, vol.: v5, Issue: n19, p. 10(4), Oct. 16, 1991.
Wilson, Ron. "MIPS rethinks RISC with superpipelining", Computer Design, vol.: v30, Issue: n3, p. 28(3), Feb. 1, 1991.
Intel Automotive Components Handbook "Power-On Reset", 1988, pp. 10-24 & 10-25.
Motorola MC6802032--Bit Microprocessor User's Manual, 3rd Edition, 1990, pp. 1-3.
Aatresh Deepak J.
Jain Sanjay
Intel Corporation
Ray Gopal C.
LandOfFree
Power management for low power processors through the use of aut does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power management for low power processors through the use of aut, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power management for low power processors through the use of aut will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2000711