Power-gating system and method for integrated circuit devices

Details Power-gating system and method for integrated circuit devices Power-gating system and method for integrated circuit devices

2005-08-05

2008-05-13

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

C365S226000, C365S229000

Reexamination Certificate

active

07372765

ABSTRACT:
A power-gating system and method for integrated circuit devices wherein the minimization of “Standby” or “Sleep Mode” current is a design factor and wherein an output stage is coupled directly between a supply voltage level (VCC) and a reference voltage level (VSS). In a representative complementary metal oxide semiconductor (CMOS) implementation, the gate of the N-channel output transistor in the final inverter stage may be driven below VSS in Sleep Mode while, alternatively, the corresponding P-channel transistor can be driven above VCC. In Active Mode, the switching speed of the output stage is not impacted, and the preceding stage can be made smaller than that of the output stage.

REFERENCES:
patent: 5541885 (1996-07-01), Takashima
patent: 5814851 (1998-09-01), Suh
patent: 6049245 (2000-04-01), Son et al.
patent: 6072333 (2000-06-01), Tsukagoshi et al.
patent: 6100563 (2000-08-01), Arimoto
patent: 6208171 (2001-03-01), Kumagai et al.
patent: 6208575 (2001-03-01), Proebsting
patent: 6275432 (2001-08-01), Hardee
patent: 6307408 (2001-10-01), Shamiou et al.
patent: 6424585 (2002-07-01), Ooishi
patent: 6449182 (2002-09-01), Ooishi
patent: 6449204 (2002-09-01), Arimoto et al.
patent: 6635934 (2003-10-01), Hidaka
patent: 6670939 (2003-12-01), Yang et al.
patent: 6795328 (2004-09-01), Kato et al.
patent: 06-215658 (1996-03-01), None
patent: 08-098859 (1997-05-01), None
patent: 11-314744 (2000-04-01), None
patent: 2000-293986 (2000-10-01), None
patent: 2002-025267 (2002-01-01), None
patent: 2003-347431 (2003-12-01), None
Min, Kyeong-Sik, Kawaguchi, Hiroshi, Sakurai, Takayasu, “ZigZag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-Gating Scheme in Leakage Dominant Era”, 2003 IEEE International Solid-State Circuits Conference, Feb. 12, 2003,Salon 1-6, pp. 400-401 and 501-502.
Hardee, K., Jones, F., Butler, D., Parris, M., Mound, M., Calendar, H., Jones, G., Aldrich, L., Gruenschlaeger, C., Miyabayashi, M., Taniguchi, K., Arakawa, T., “A0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM”, 2004 IEEE International Solid-State Circuits Conference, Feb. 17, 2004, Salon 10-15, pp. 200-201.

Affiliated with

Also associated with

Rating

Power-gating system and method for integrated circuit devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power-gating system and method for integrated circuit devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power-gating system and method for integrated circuit devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3987253