Power factor correction circuit with faster bus charging...

Electric lamp and discharge devices: systems – Current and/or voltage regulation – Automatic regulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C315S291000

Reexamination Certificate

active

06621238

ABSTRACT:

BACKGROUND OF INVENTION
The present invention relates generally to a ballast circuit for a gas discharge lamp. More particularly, this invention relates to increasing the d.c. bus charging rate in a power factor correction circuit of the ballast circuit for a gas discharge lamp during a startup period.
A prior art circuit for supplying a load with bi-directional current includes a series half-bridge converter comprising a pair of series-connected switches that are alternately switched “on” to achieve bi-directional current flow through the load.
In order to improve the power factor of the load, the prior art power supply circuit incorporates a boost converter which receives rectified, or d.c., voltage from a full-wave rectifier, which, in turn, is supplied with a.c. voltage and current. The boost converter generates a voltage boosted above the input d.c. voltage on a capacitor of the boost converter (“the boost capacitor”), which supplies the d.c. bus voltage for powering the mentioned series half-bridge converter. The prior art boost converter includes a dedicated switch (“the boost switch”) which repetitively connects an inductor of the boost converter (“the boost inductor”) to ground and thereby causes current flow in the inductor, and hence energy storage in such inductor. The energy stored in the boost inductor is then directed to the boost capacitor, to maintain a desired bus voltage on such capacitor.
In the operation of the prior art boost converter, the energy stored in the boost inductor is discharged into the boost capacitor prior to the boost switch again connecting the boost inductor to ground. Operation of the boost converter as described, i.e. with complete energy discharge of the boost inductor, is known as operation in the discontinuous mode of energy storage. Prior art circuits may also operate in the continuous mode of energy storage, wherein the inductor is not to fully discharge. This allows the circuit to keep some stored energy.
Unfortunately, boost converters incorporating power factor correction use a method of limiting the current through the boost switch to control the d.c. bus voltage. The maximum value of current through the boost switch is determined by the steady-state operation of the converter under full load conditions. Initially, when power is first applied, the d.c. bus is uncharged. The rate at which the d.c. bus charges is determined by the maximum value of current allowed by the controller. If the charging rate can be increased during the initial charging of the bus, the d.c. bus voltage will reach its steady-state value sooner. This is desirable in applications where the power supply circuit is a ballast circuit and the boost converter (i.e., power factor correction circuit) supplies the d.c. bus to a plurality of inverters, each of which powers a gas discharge lamp.
Since the time it takes the load current to reach its steady-state value is proportional to the d.c. bus voltage, it is desirable for the d.c. bus voltage to reach its steady-state value sooner than in existing boost converters (i.e., power factor correction circuits).
SUMMARY OF INVENTION
In an embodiment of the present invention, a ballast circuit comprises a bridge rectifier, a power factor correction circuit operationally coupled to the bridge rectifier, wherein the power factor correction circuit sources a d.c. bus to subsequent ballast circuit components and provides a return line associated with the bus, wherein the power factor correction circuit charges the bus during a startup period at a startup charging rate and during a steady-state period at a steady-state charging rate, wherein the startup charging rate is higher than the steady-state charging rate, a bus capacitor operationally coupled to the d.c. bus and return line of the power factor correction circuit, and at least one inverter operationally coupled to the d.c. bus and return line of the power factor correction circuit.
In another embodiment of the invention, a power factor correction circuit for a ballast circuit comprises, a power factor controller with an input signal and an output signal, a semiconductor switch operationally coupled to the output signal of the power factor controller, a selectively alterable impedance network operationally coupled to an output of the semiconductor switch and operationally coupled to the input signal of the power factor controller, and a impedance network control circuit operationally coupled to the impedance network.


REFERENCES:
patent: 5408403 (1995-04-01), Nerone et al.
patent: 5519289 (1996-05-01), Katyl et al.
patent: 5712536 (1998-01-01), Haas et al.
patent: 5811941 (1998-09-01), Barton
patent: 5998930 (1999-12-01), Upadhyay et al.
patent: 6300725 (2001-10-01), Zinkler et al.
patent: 6465991 (2002-10-01), Chang

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Power factor correction circuit with faster bus charging... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power factor correction circuit with faster bus charging..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power factor correction circuit with faster bus charging... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3035390

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.